Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
15925cf
Breadcrumbs
linux
/
arch
/
arm
/
mach-s3c24xx
/
include
/
mach
/
io.h
Blame
Blame
Latest commit
History
History
211 lines (187 loc) · 5.95 KB
Breadcrumbs
linux
/
arch
/
arm
/
mach-s3c24xx
/
include
/
mach
/
io.h
Top
File metadata and controls
Code
Blame
211 lines (187 loc) · 5.95 KB
Raw
/* * arch/arm/mach-s3c2410/include/mach/io.h * from arch/arm/mach-rpc/include/mach/io.h * * Copyright (C) 1997 Russell King * (C) 2003 Simtec Electronics */ #ifndef __ASM_ARM_ARCH_IO_H #define __ASM_ARM_ARCH_IO_H #include <mach/hardware.h> #define IO_SPACE_LIMIT 0xffffffff /* * We use two different types of addressing - PC style addresses, and ARM * addresses. PC style accesses the PC hardware with the normal PC IO * addresses, eg 0x3f8 for serial#1. ARM addresses are above A28 * and are translated to the start of IO. Note that all addresses are * not shifted left! */ #define __PORT_PCIO(x) ((x) < (1<<28)) #define PCIO_BASE (S3C24XX_VA_ISA_WORD) #define PCIO_BASE_b (S3C24XX_VA_ISA_BYTE) #define PCIO_BASE_w (S3C24XX_VA_ISA_WORD) #define PCIO_BASE_l (S3C24XX_VA_ISA_WORD) /* * Dynamic IO functions - let the compiler * optimize the expressions */ #define DECLARE_DYN_OUT(sz,fnsuffix,instr) \ static inline void __out##fnsuffix (unsigned int val, unsigned int port) \ { \ unsigned long temp; \ __asm__ __volatile__( \ "cmp %2, #(1<<28)\n\t" \ "mov %0, %2\n\t" \ "addcc %0, %0, %3\n\t" \ "str" instr " %1, [%0, #0 ] @ out" #fnsuffix \ : "=&r" (temp) \ : "r" (val), "r" (port), "Ir" (PCIO_BASE_##fnsuffix) \ : "cc"); \ } #define DECLARE_DYN_IN(sz,fnsuffix,instr) \ static inline unsigned sz __in##fnsuffix (unsigned int port) \ { \ unsigned long temp, value; \ __asm__ __volatile__( \ "cmp %2, #(1<<28)\n\t" \ "mov %0, %2\n\t" \ "addcc %0, %0, %3\n\t" \ "ldr" instr " %1, [%0, #0 ] @ in" #fnsuffix \ : "=&r" (temp), "=r" (value) \ : "r" (port), "Ir" (PCIO_BASE_##fnsuffix) \ : "cc"); \ return (unsigned sz)value; \ } static inline void __iomem *__ioaddr (unsigned long port) { return __PORT_PCIO(port) ? (PCIO_BASE + port) : (void __iomem *)port; } #define DECLARE_IO(sz,fnsuffix,instr) \ DECLARE_DYN_IN(sz,fnsuffix,instr) \ DECLARE_DYN_OUT(sz,fnsuffix,instr) DECLARE_IO(char,b,"b") DECLARE_IO(short,w,"h") DECLARE_IO(int,l,"") #undef DECLARE_IO #undef DECLARE_DYN_IN /* * Constant address IO functions * * These have to be macros for the 'J' constraint to work - * +/-4096 immediate operand. */ #define __outbc(value,port) \ ({ \ if (__PORT_PCIO((port))) \ __asm__ __volatile__( \ "strb %0, [%1, %2] @ outbc" \ : : "r" (value), "r" (PCIO_BASE), "Jr" ((port))); \ else \ __asm__ __volatile__( \ "strb %0, [%1, #0] @ outbc" \ : : "r" (value), "r" ((port))); \ }) #define __inbc(port) \ ({ \ unsigned char result; \ if (__PORT_PCIO((port))) \ __asm__ __volatile__( \ "ldrb %0, [%1, %2] @ inbc" \ : "=r" (result) : "r" (PCIO_BASE), "Jr" ((port))); \ else \ __asm__ __volatile__( \ "ldrb %0, [%1, #0] @ inbc" \ : "=r" (result) : "r" ((port))); \ result; \ }) #define __outwc(value,port) \ ({ \ unsigned long v = value; \ if (__PORT_PCIO((port))) { \ if ((port) < 256 && (port) > -256) \ __asm__ __volatile__( \ "strh %0, [%1, %2] @ outwc" \ : : "r" (v), "r" (PCIO_BASE), "Jr" ((port))); \ else if ((port) > 0) \ __asm__ __volatile__( \ "strh %0, [%1, %2] @ outwc" \ : : "r" (v), \ "r" (PCIO_BASE + ((port) & ~0xff)), \ "Jr" (((port) & 0xff))); \ else \ __asm__ __volatile__( \ "strh %0, [%1, #0] @ outwc" \ : : "r" (v), \ "r" (PCIO_BASE + (port))); \ } else \ __asm__ __volatile__( \ "strh %0, [%1, #0] @ outwc" \ : : "r" (v), "r" ((port))); \ }) #define __inwc(port) \ ({ \ unsigned short result; \ if (__PORT_PCIO((port))) { \ if ((port) < 256 && (port) > -256 ) \ __asm__ __volatile__( \ "ldrh %0, [%1, %2] @ inwc" \ : "=r" (result) \ : "r" (PCIO_BASE), \ "Jr" ((port))); \ else if ((port) > 0) \ __asm__ __volatile__( \ "ldrh %0, [%1, %2] @ inwc" \ : "=r" (result) \ : "r" (PCIO_BASE + ((port) & ~0xff)), \ "Jr" (((port) & 0xff))); \ else \ __asm__ __volatile__( \ "ldrh %0, [%1, #0] @ inwc" \ : "=r" (result) \ : "r" (PCIO_BASE + ((port)))); \ } else \ __asm__ __volatile__( \ "ldrh %0, [%1, #0] @ inwc" \ : "=r" (result) : "r" ((port))); \ result; \ }) #define __outlc(value,port) \ ({ \ unsigned long v = value; \ if (__PORT_PCIO((port))) \ __asm__ __volatile__( \ "str %0, [%1, %2] @ outlc" \ : : "r" (v), "r" (PCIO_BASE), "Jr" ((port))); \ else \ __asm__ __volatile__( \ "str %0, [%1, #0] @ outlc" \ : : "r" (v), "r" ((port))); \ }) #define __inlc(port) \ ({ \ unsigned long result; \ if (__PORT_PCIO((port))) \ __asm__ __volatile__( \ "ldr %0, [%1, %2] @ inlc" \ : "=r" (result) : "r" (PCIO_BASE), "Jr" ((port))); \ else \ __asm__ __volatile__( \ "ldr %0, [%1, #0] @ inlc" \ : "=r" (result) : "r" ((port))); \ result; \ }) #define __ioaddrc(port) ((__PORT_PCIO(port) ? PCIO_BASE + (port) : (void __iomem *)0 + (port))) #define inb(p) (__builtin_constant_p((p)) ? __inbc(p) : __inb(p)) #define inw(p) (__builtin_constant_p((p)) ? __inwc(p) : __inw(p)) #define inl(p) (__builtin_constant_p((p)) ? __inlc(p) : __inl(p)) #define outb(v,p) (__builtin_constant_p((p)) ? __outbc(v,p) : __outb(v,p)) #define outw(v,p) (__builtin_constant_p((p)) ? __outwc(v,p) : __outw(v,p)) #define outl(v,p) (__builtin_constant_p((p)) ? __outlc(v,p) : __outl(v,p)) #define __ioaddr(p) (__builtin_constant_p((p)) ? __ioaddr(p) : __ioaddrc(p)) #define insb(p,d,l) __raw_readsb(__ioaddr(p),d,l) #define insw(p,d,l) __raw_readsw(__ioaddr(p),d,l) #define insl(p,d,l) __raw_readsl(__ioaddr(p),d,l) #define outsb(p,d,l) __raw_writesb(__ioaddr(p),d,l) #define outsw(p,d,l) __raw_writesw(__ioaddr(p),d,l) #define outsl(p,d,l) __raw_writesl(__ioaddr(p),d,l) #endif
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
You can’t perform that action at this time.