Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
6bc19fb
Documentation
arch
alpha
arc
boot
configs
include
asm
Kbuild
arcregs.h
asm-offsets.h
atomic.h
barrier.h
bitops.h
bug.h
cache.h
cacheflush.h
checksum.h
clk.h
cmpxchg.h
current.h
defines.h
delay.h
disasm.h
dma-mapping.h
dma.h
elf.h
entry.h
exec.h
futex.h
io.h
irq.h
irqflags.h
kdebug.h
kgdb.h
kprobes.h
linkage.h
mach_desc.h
mmu.h
mmu_context.h
module.h
mutex.h
page.h
perf_event.h
pgalloc.h
pgtable.h
processor.h
prom.h
ptrace.h
sections.h
segment.h
serial.h
setup.h
shmparam.h
smp.h
spinlock.h
spinlock_types.h
string.h
switch_to.h
syscall.h
syscalls.h
thread_info.h
timex.h
tlb-mmu1.h
tlb.h
tlbflush.h
uaccess.h
unaligned.h
unwind.h
uapi
kernel
lib
mm
oprofile
plat-arcfpga
plat-tb10x
Kbuild
Kconfig
Kconfig.debug
Makefile
arm
arm64
avr32
blackfin
c6x
cris
frv
h8300
hexagon
ia64
m32r
m68k
metag
microblaze
mips
mn10300
openrisc
parisc
powerpc
s390
score
sh
sparc
tile
um
unicore32
x86
xtensa
.gitignore
Kconfig
block
crypto
drivers
firmware
fs
include
init
ipc
kernel
lib
mm
net
samples
scripts
security
sound
tools
usr
virt
.gitignore
.mailmap
COPYING
CREDITS
Kbuild
Kconfig
MAINTAINERS
Makefile
README
REPORTING-BUGS
Breadcrumbs
linux
/
arch
/
arc
/
include
/
asm
/
cacheflush.h
Blame
Blame
Latest commit
History
History
117 lines (94 loc) · 3.68 KB
Breadcrumbs
linux
/
arch
/
arc
/
include
/
asm
/
cacheflush.h
Top
File metadata and controls
Code
Blame
117 lines (94 loc) · 3.68 KB
Raw
/* * Copyright (C) 2004, 2007-2010, 2011-2012 Synopsys, Inc. (www.synopsys.com) * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * vineetg: May 2011: for Non-aliasing VIPT D-cache following can be NOPs * -flush_cache_dup_mm (fork) * -likewise for flush_cache_mm (exit/execve) * -likewise for flush_cache_{range,page} (munmap, exit, COW-break) * * vineetg: April 2008 * -Added a critical CacheLine flush to copy_to_user_page( ) which * was causing gdbserver to not setup breakpoints consistently */ #ifndef _ASM_CACHEFLUSH_H #define _ASM_CACHEFLUSH_H #include <linux/mm.h> #include <asm/shmparam.h> /* * Semantically we need this because icache doesn't snoop dcache/dma. * However ARC Cache flush requires paddr as well as vaddr, latter not available * in the flush_icache_page() API. So we no-op it but do the equivalent work * in update_mmu_cache() */ #define flush_icache_page(vma, page) void flush_cache_all(void); void flush_icache_range(unsigned long start, unsigned long end); void __sync_icache_dcache(unsigned long paddr, unsigned long vaddr, int len); void __inv_icache_page(unsigned long paddr, unsigned long vaddr); void ___flush_dcache_page(unsigned long paddr, unsigned long vaddr); #define __flush_dcache_page(p, v) \ ___flush_dcache_page((unsigned long)p, (unsigned long)v) #define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1 void flush_dcache_page(struct page *page); void dma_cache_wback_inv(unsigned long start, unsigned long sz); void dma_cache_inv(unsigned long start, unsigned long sz); void dma_cache_wback(unsigned long start, unsigned long sz); #define flush_dcache_mmap_lock(mapping) do { } while (0) #define flush_dcache_mmap_unlock(mapping) do { } while (0) /* TBD: optimize this */ #define flush_cache_vmap(start, end) flush_cache_all() #define flush_cache_vunmap(start, end) flush_cache_all() #define flush_cache_dup_mm(mm) /* called on fork (VIVT only) */ #ifndef CONFIG_ARC_CACHE_VIPT_ALIASING #define flush_cache_mm(mm) /* called on munmap/exit */ #define flush_cache_range(mm, u_vstart, u_vend) #define flush_cache_page(vma, u_vaddr, pfn) /* PF handling/COW-break */ #else /* VIPT aliasing dcache */ /* To clear out stale userspace mappings */ void flush_cache_mm(struct mm_struct *mm); void flush_cache_range(struct vm_area_struct *vma, unsigned long start,unsigned long end); void flush_cache_page(struct vm_area_struct *vma, unsigned long user_addr, unsigned long page); /* * To make sure that userspace mapping is flushed to memory before * get_user_pages() uses a kernel mapping to access the page */ #define ARCH_HAS_FLUSH_ANON_PAGE void flush_anon_page(struct vm_area_struct *vma, struct page *page, unsigned long u_vaddr); #endif /* CONFIG_ARC_CACHE_VIPT_ALIASING */ /* * Simple wrapper over config option * Bootup code ensures that hardware matches kernel configuration */ static inline int cache_is_vipt_aliasing(void) { #ifdef CONFIG_ARC_CACHE_VIPT_ALIASING return 1; #else return 0; #endif } #define CACHE_COLOR(addr) (((unsigned long)(addr) >> (PAGE_SHIFT)) & 1) /* * checks if two addresses (after page aligning) index into same cache set */ #define addr_not_cache_congruent(addr1, addr2) \ ({ \ cache_is_vipt_aliasing() ? \ (CACHE_COLOR(addr1) != CACHE_COLOR(addr2)) : 0; \ }) #define copy_to_user_page(vma, page, vaddr, dst, src, len) \ do { \ memcpy(dst, src, len); \ if (vma->vm_flags & VM_EXEC) \ __sync_icache_dcache((unsigned long)(dst), vaddr, len); \ } while (0) #define copy_from_user_page(vma, page, vaddr, dst, src, len) \ memcpy(dst, src, len); \ #endif
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
You can’t perform that action at this time.