Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
6f1b986
Documentation
LICENSES
arch
block
certs
crypto
drivers
accessibility
acpi
amba
android
ata
atm
auxdisplay
base
bcma
block
bluetooth
bus
cdrom
char
clk
clocksource
comedi
connector
counter
cpufreq
cpuidle
crypto
cxl
dax
dca
devfreq
dio
dma-buf
dma
edac
eisa
extcon
firewire
firmware
fpga
fsi
gnss
gpio
gpu
greybus
hid
hsi
hte
hv
hwmon
hwspinlock
hwtracing
i2c
i3c
idle
iio
infiniband
input
interconnect
iommu
ipack
irqchip
isdn
leds
macintosh
mailbox
mcb
md
media
memory
memstick
message
mfd
misc
mmc
most
mtd
mux
net
appletalk
arcnet
bonding
caif
can
dsa
b53
hirschmann
microchip
Kconfig
Makefile
ksz8.h
ksz8795.c
ksz8795_reg.h
ksz8863_smi.c
ksz9477.c
ksz9477.h
ksz9477_i2c.c
ksz9477_reg.h
ksz_common.c
ksz_common.h
ksz_spi.c
lan937x.h
lan937x_main.c
lan937x_reg.h
mv88e6xxx
ocelot
qca
realtek
sja1105
xrs700x
Kconfig
Makefile
bcm_sf2.c
bcm_sf2.h
bcm_sf2_cfp.c
bcm_sf2_regs.h
dsa_loop.c
dsa_loop.h
dsa_loop_bdinfo.c
lan9303-core.c
lan9303.h
lan9303_i2c.c
lan9303_mdio.c
lantiq_gswip.c
lantiq_pce.h
mt7530.c
mt7530.h
mv88e6060.c
mv88e6060.h
rzn1_a5psw.c
rzn1_a5psw.h
vitesse-vsc73xx-core.c
vitesse-vsc73xx-platform.c
vitesse-vsc73xx-spi.c
vitesse-vsc73xx.h
ethernet
fddi
fjes
hamradio
hippi
hyperv
ieee802154
ipa
ipvlan
mctp
mdio
netdevsim
pcs
phy
plip
ppp
pse-pd
slip
team
usb
vmxnet3
vxlan
wan
wireguard
wireless
wwan
xen-netback
Kconfig
LICENSE.SRC
Makefile
Space.c
amt.c
bareudp.c
dummy.c
eql.c
geneve.c
gtp.c
ifb.c
loopback.c
macsec.c
macvlan.c
macvtap.c
mdio.c
mhi_net.c
mii.c
net_failover.c
netconsole.c
nlmon.c
ntb_netdev.c
rionet.c
sb1000.c
sungem_phy.c
tap.c
thunderbolt.c
tun.c
veth.c
virtio_net.c
vrf.c
vsockmon.c
xen-netfront.c
nfc
ntb
nubus
nvdimm
nvme
nvmem
of
opp
parisc
parport
pci
pcmcia
peci
perf
phy
pinctrl
platform
pnp
power
powercap
pps
ps3
ptp
pwm
rapidio
ras
regulator
remoteproc
reset
rpmsg
rtc
s390
sbus
scsi
sh
siox
slimbus
soc
soundwire
spi
spmi
ssb
staging
target
tc
tee
thermal
thunderbolt
tty
ufs
uio
usb
vdpa
vfio
vhost
video
virt
virtio
vlynq
w1
watchdog
xen
zorro
Kconfig
Makefile
fs
include
init
io_uring
ipc
kernel
lib
mm
net
rust
samples
scripts
security
sound
tools
usr
virt
.clang-format
.cocciconfig
.get_maintainer.ignore
.gitattributes
.gitignore
.mailmap
.rustfmt.toml
COPYING
CREDITS
Kbuild
Kconfig
MAINTAINERS
Makefile
README
Breadcrumbs
linux
/
drivers
/
net
/
dsa
/
microchip
/
ksz_common.h
Blame
Blame
Latest commit
History
History
633 lines (541 loc) · 15.5 KB
Breadcrumbs
linux
/
drivers
/
net
/
dsa
/
microchip
/
ksz_common.h
Top
File metadata and controls
Code
Blame
633 lines (541 loc) · 15.5 KB
Raw
/* SPDX-License-Identifier: GPL-2.0 */ /* Microchip switch driver common header * * Copyright (C) 2017-2019 Microchip Technology Inc. */ #ifndef __KSZ_COMMON_H #define __KSZ_COMMON_H #include <linux/etherdevice.h> #include <linux/kernel.h> #include <linux/mutex.h> #include <linux/phy.h> #include <linux/regmap.h> #include <net/dsa.h> #include <linux/irq.h> #define KSZ_MAX_NUM_PORTS 8 struct ksz_device; struct vlan_table { u32 table[3]; }; struct ksz_port_mib { struct mutex cnt_mutex; /* structure access */ u8 cnt_ptr; u64 *counters; struct rtnl_link_stats64 stats64; struct ethtool_pause_stats pause_stats; struct spinlock stats64_lock; }; struct ksz_mib_names { int index; char string[ETH_GSTRING_LEN]; }; struct ksz_chip_data { u32 chip_id; const char *dev_name; int num_vlans; int num_alus; int num_statics; int cpu_ports; int port_cnt; u8 port_nirqs; const struct ksz_dev_ops *ops; bool phy_errata_9477; bool ksz87xx_eee_link_erratum; const struct ksz_mib_names *mib_names; int mib_cnt; u8 reg_mib_cnt; const u16 *regs; const u32 *masks; const u8 *shifts; const u8 *xmii_ctrl0; const u8 *xmii_ctrl1; int stp_ctrl_reg; int broadcast_ctrl_reg; int multicast_ctrl_reg; int start_ctrl_reg; bool supports_mii[KSZ_MAX_NUM_PORTS]; bool supports_rmii[KSZ_MAX_NUM_PORTS]; bool supports_rgmii[KSZ_MAX_NUM_PORTS]; bool internal_phy[KSZ_MAX_NUM_PORTS]; bool gbit_capable[KSZ_MAX_NUM_PORTS]; const struct regmap_access_table *wr_table; const struct regmap_access_table *rd_table; }; struct ksz_irq { u16 masked; u16 reg_mask; u16 reg_status; struct irq_domain *domain; int nirqs; int irq_num; char name[16]; struct ksz_device *dev; }; struct ksz_port { bool remove_tag; /* Remove Tag flag set, for ksz8795 only */ bool learning; int stp_state; struct phy_device phydev; u32 on:1; /* port is not disabled by hardware */ u32 fiber:1; /* port is fiber */ u32 force:1; u32 read:1; /* read MIB counters in background */ u32 freeze:1; /* MIB counter freeze is enabled */ struct ksz_port_mib mib; phy_interface_t interface; u32 rgmii_tx_val; u32 rgmii_rx_val; struct ksz_device *ksz_dev; struct ksz_irq pirq; u8 num; }; struct ksz_device { struct dsa_switch *ds; struct ksz_platform_data *pdata; const struct ksz_chip_data *info; struct mutex dev_mutex; /* device access */ struct mutex regmap_mutex; /* regmap access */ struct mutex alu_mutex; /* ALU access */ struct mutex vlan_mutex; /* vlan access */ const struct ksz_dev_ops *dev_ops; struct device *dev; struct regmap *regmap[3]; void *priv; int irq; struct gpio_desc *reset_gpio; /* Optional reset GPIO */ /* chip specific data */ u32 chip_id; u8 chip_rev; int cpu_port; /* port connected to CPU */ int phy_port_cnt; phy_interface_t compat_interface; bool synclko_125; bool synclko_disable; struct vlan_table *vlan_cache; struct ksz_port *ports; struct delayed_work mib_read; unsigned long mib_read_interval; u16 mirror_rx; u16 mirror_tx; u16 port_mask; struct mutex lock_irq; /* IRQ Access */ struct ksz_irq girq; }; /* List of supported models */ enum ksz_model { KSZ8563, KSZ8795, KSZ8794, KSZ8765, KSZ8830, KSZ9477, KSZ9896, KSZ9897, KSZ9893, KSZ9563, KSZ9567, LAN9370, LAN9371, LAN9372, LAN9373, LAN9374, }; enum ksz_chip_id { KSZ8563_CHIP_ID = 0x8563, KSZ8795_CHIP_ID = 0x8795, KSZ8794_CHIP_ID = 0x8794, KSZ8765_CHIP_ID = 0x8765, KSZ8830_CHIP_ID = 0x8830, KSZ9477_CHIP_ID = 0x00947700, KSZ9896_CHIP_ID = 0x00989600, KSZ9897_CHIP_ID = 0x00989700, KSZ9893_CHIP_ID = 0x00989300, KSZ9563_CHIP_ID = 0x00956300, KSZ9567_CHIP_ID = 0x00956700, LAN9370_CHIP_ID = 0x00937000, LAN9371_CHIP_ID = 0x00937100, LAN9372_CHIP_ID = 0x00937200, LAN9373_CHIP_ID = 0x00937300, LAN9374_CHIP_ID = 0x00937400, }; enum ksz_regs { REG_IND_CTRL_0, REG_IND_DATA_8, REG_IND_DATA_CHECK, REG_IND_DATA_HI, REG_IND_DATA_LO, REG_IND_MIB_CHECK, REG_IND_BYTE, P_FORCE_CTRL, P_LINK_STATUS, P_LOCAL_CTRL, P_NEG_RESTART_CTRL, P_REMOTE_STATUS, P_SPEED_STATUS, S_TAIL_TAG_CTRL, P_STP_CTRL, S_START_CTRL, S_BROADCAST_CTRL, S_MULTICAST_CTRL, P_XMII_CTRL_0, P_XMII_CTRL_1, }; enum ksz_masks { PORT_802_1P_REMAPPING, SW_TAIL_TAG_ENABLE, MIB_COUNTER_OVERFLOW, MIB_COUNTER_VALID, VLAN_TABLE_FID, VLAN_TABLE_MEMBERSHIP, VLAN_TABLE_VALID, STATIC_MAC_TABLE_VALID, STATIC_MAC_TABLE_USE_FID, STATIC_MAC_TABLE_FID, STATIC_MAC_TABLE_OVERRIDE, STATIC_MAC_TABLE_FWD_PORTS, DYNAMIC_MAC_TABLE_ENTRIES_H, DYNAMIC_MAC_TABLE_MAC_EMPTY, DYNAMIC_MAC_TABLE_NOT_READY, DYNAMIC_MAC_TABLE_ENTRIES, DYNAMIC_MAC_TABLE_FID, DYNAMIC_MAC_TABLE_SRC_PORT, DYNAMIC_MAC_TABLE_TIMESTAMP, ALU_STAT_WRITE, ALU_STAT_READ, P_MII_TX_FLOW_CTRL, P_MII_RX_FLOW_CTRL, }; enum ksz_shifts { VLAN_TABLE_MEMBERSHIP_S, VLAN_TABLE, STATIC_MAC_FWD_PORTS, STATIC_MAC_FID, DYNAMIC_MAC_ENTRIES_H, DYNAMIC_MAC_ENTRIES, DYNAMIC_MAC_FID, DYNAMIC_MAC_TIMESTAMP, DYNAMIC_MAC_SRC_PORT, ALU_STAT_INDEX, }; enum ksz_xmii_ctrl0 { P_MII_100MBIT, P_MII_10MBIT, P_MII_FULL_DUPLEX, P_MII_HALF_DUPLEX, }; enum ksz_xmii_ctrl1 { P_RGMII_SEL, P_RMII_SEL, P_GMII_SEL, P_MII_SEL, P_GMII_1GBIT, P_GMII_NOT_1GBIT, }; struct alu_struct { /* entry 1 */ u8 is_static:1; u8 is_src_filter:1; u8 is_dst_filter:1; u8 prio_age:3; u32 _reserv_0_1:23; u8 mstp:3; /* entry 2 */ u8 is_override:1; u8 is_use_fid:1; u32 _reserv_1_1:23; u8 port_forward:7; /* entry 3 & 4*/ u32 _reserv_2_1:9; u8 fid:7; u8 mac[ETH_ALEN]; }; struct ksz_dev_ops { int (*setup)(struct dsa_switch *ds); void (*teardown)(struct dsa_switch *ds); u32 (*get_port_addr)(int port, int offset); void (*cfg_port_member)(struct ksz_device *dev, int port, u8 member); void (*flush_dyn_mac_table)(struct ksz_device *dev, int port); void (*port_cleanup)(struct ksz_device *dev, int port); void (*port_setup)(struct ksz_device *dev, int port, bool cpu_port); int (*set_ageing_time)(struct ksz_device *dev, unsigned int msecs); int (*r_phy)(struct ksz_device *dev, u16 phy, u16 reg, u16 *val); int (*w_phy)(struct ksz_device *dev, u16 phy, u16 reg, u16 val); void (*r_mib_cnt)(struct ksz_device *dev, int port, u16 addr, u64 *cnt); void (*r_mib_pkt)(struct ksz_device *dev, int port, u16 addr, u64 *dropped, u64 *cnt); void (*r_mib_stat64)(struct ksz_device *dev, int port); int (*vlan_filtering)(struct ksz_device *dev, int port, bool flag, struct netlink_ext_ack *extack); int (*vlan_add)(struct ksz_device *dev, int port, const struct switchdev_obj_port_vlan *vlan, struct netlink_ext_ack *extack); int (*vlan_del)(struct ksz_device *dev, int port, const struct switchdev_obj_port_vlan *vlan); int (*mirror_add)(struct ksz_device *dev, int port, struct dsa_mall_mirror_tc_entry *mirror, bool ingress, struct netlink_ext_ack *extack); void (*mirror_del)(struct ksz_device *dev, int port, struct dsa_mall_mirror_tc_entry *mirror); int (*fdb_add)(struct ksz_device *dev, int port, const unsigned char *addr, u16 vid, struct dsa_db db); int (*fdb_del)(struct ksz_device *dev, int port, const unsigned char *addr, u16 vid, struct dsa_db db); int (*fdb_dump)(struct ksz_device *dev, int port, dsa_fdb_dump_cb_t *cb, void *data); int (*mdb_add)(struct ksz_device *dev, int port, const struct switchdev_obj_port_mdb *mdb, struct dsa_db db); int (*mdb_del)(struct ksz_device *dev, int port, const struct switchdev_obj_port_mdb *mdb, struct dsa_db db); void (*get_caps)(struct ksz_device *dev, int port, struct phylink_config *config); int (*change_mtu)(struct ksz_device *dev, int port, int mtu); void (*freeze_mib)(struct ksz_device *dev, int port, bool freeze); void (*port_init_cnt)(struct ksz_device *dev, int port); void (*phylink_mac_config)(struct ksz_device *dev, int port, unsigned int mode, const struct phylink_link_state *state); void (*phylink_mac_link_up)(struct ksz_device *dev, int port, unsigned int mode, phy_interface_t interface, struct phy_device *phydev, int speed, int duplex, bool tx_pause, bool rx_pause); void (*setup_rgmii_delay)(struct ksz_device *dev, int port); void (*config_cpu_port)(struct dsa_switch *ds); int (*enable_stp_addr)(struct ksz_device *dev); int (*reset)(struct ksz_device *dev); int (*init)(struct ksz_device *dev); void (*exit)(struct ksz_device *dev); }; struct ksz_device *ksz_switch_alloc(struct device *base, void *priv); int ksz_switch_register(struct ksz_device *dev); void ksz_switch_remove(struct ksz_device *dev); void ksz_init_mib_timer(struct ksz_device *dev); void ksz_r_mib_stats64(struct ksz_device *dev, int port); void ksz_port_stp_state_set(struct dsa_switch *ds, int port, u8 state); bool ksz_get_gbit(struct ksz_device *dev, int port); phy_interface_t ksz_get_xmii(struct ksz_device *dev, int port, bool gbit); extern const struct ksz_chip_data ksz_switch_chips[]; /* Common register access functions */ static inline int ksz_read8(struct ksz_device *dev, u32 reg, u8 *val) { unsigned int value; int ret = regmap_read(dev->regmap[0], reg, &value); if (ret) dev_err(dev->dev, "can't read 8bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); *val = value; return ret; } static inline int ksz_read16(struct ksz_device *dev, u32 reg, u16 *val) { unsigned int value; int ret = regmap_read(dev->regmap[1], reg, &value); if (ret) dev_err(dev->dev, "can't read 16bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); *val = value; return ret; } static inline int ksz_read32(struct ksz_device *dev, u32 reg, u32 *val) { unsigned int value; int ret = regmap_read(dev->regmap[2], reg, &value); if (ret) dev_err(dev->dev, "can't read 32bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); *val = value; return ret; } static inline int ksz_read64(struct ksz_device *dev, u32 reg, u64 *val) { u32 value[2]; int ret; ret = regmap_bulk_read(dev->regmap[2], reg, value, 2); if (ret) dev_err(dev->dev, "can't read 64bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); else *val = (u64)value[0] << 32 | value[1]; return ret; } static inline int ksz_write8(struct ksz_device *dev, u32 reg, u8 value) { int ret; ret = regmap_write(dev->regmap[0], reg, value); if (ret) dev_err(dev->dev, "can't write 8bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); return ret; } static inline int ksz_write16(struct ksz_device *dev, u32 reg, u16 value) { int ret; ret = regmap_write(dev->regmap[1], reg, value); if (ret) dev_err(dev->dev, "can't write 16bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); return ret; } static inline int ksz_write32(struct ksz_device *dev, u32 reg, u32 value) { int ret; ret = regmap_write(dev->regmap[2], reg, value); if (ret) dev_err(dev->dev, "can't write 32bit reg: 0x%x %pe\n", reg, ERR_PTR(ret)); return ret; } static inline int ksz_write64(struct ksz_device *dev, u32 reg, u64 value) { u32 val[2]; /* Ick! ToDo: Add 64bit R/W to regmap on 32bit systems */ value = swab64(value); val[0] = swab32(value & 0xffffffffULL); val[1] = swab32(value >> 32ULL); return regmap_bulk_write(dev->regmap[2], reg, val, 2); } static inline int ksz_rmw8(struct ksz_device *dev, int offset, u8 mask, u8 val) { return regmap_update_bits(dev->regmap[0], offset, mask, val); } static inline int ksz_pread8(struct ksz_device *dev, int port, int offset, u8 *data) { return ksz_read8(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline int ksz_pread16(struct ksz_device *dev, int port, int offset, u16 *data) { return ksz_read16(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline int ksz_pread32(struct ksz_device *dev, int port, int offset, u32 *data) { return ksz_read32(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline int ksz_pwrite8(struct ksz_device *dev, int port, int offset, u8 data) { return ksz_write8(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline int ksz_pwrite16(struct ksz_device *dev, int port, int offset, u16 data) { return ksz_write16(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline int ksz_pwrite32(struct ksz_device *dev, int port, int offset, u32 data) { return ksz_write32(dev, dev->dev_ops->get_port_addr(port, offset), data); } static inline void ksz_prmw8(struct ksz_device *dev, int port, int offset, u8 mask, u8 val) { regmap_update_bits(dev->regmap[0], dev->dev_ops->get_port_addr(port, offset), mask, val); } static inline void ksz_regmap_lock(void *__mtx) { struct mutex *mtx = __mtx; mutex_lock(mtx); } static inline void ksz_regmap_unlock(void *__mtx) { struct mutex *mtx = __mtx; mutex_unlock(mtx); } static inline bool ksz_is_ksz88x3(struct ksz_device *dev) { return dev->chip_id == KSZ8830_CHIP_ID; } static inline int is_lan937x(struct ksz_device *dev) { return dev->chip_id == LAN9370_CHIP_ID || dev->chip_id == LAN9371_CHIP_ID || dev->chip_id == LAN9372_CHIP_ID || dev->chip_id == LAN9373_CHIP_ID || dev->chip_id == LAN9374_CHIP_ID; } /* STP State Defines */ #define PORT_TX_ENABLE BIT(2) #define PORT_RX_ENABLE BIT(1) #define PORT_LEARN_DISABLE BIT(0) /* Switch ID Defines */ #define REG_CHIP_ID0 0x00 #define SW_FAMILY_ID_M GENMASK(15, 8) #define KSZ87_FAMILY_ID 0x87 #define KSZ88_FAMILY_ID 0x88 #define KSZ8_PORT_STATUS_0 0x08 #define KSZ8_PORT_FIBER_MODE BIT(7) #define SW_CHIP_ID_M GENMASK(7, 4) #define KSZ87_CHIP_ID_94 0x6 #define KSZ87_CHIP_ID_95 0x9 #define KSZ88_CHIP_ID_63 0x3 #define SW_REV_ID_M GENMASK(7, 4) /* KSZ9893, KSZ9563, KSZ8563 specific register */ #define REG_CHIP_ID4 0x0f #define SKU_ID_KSZ8563 0x3c #define SKU_ID_KSZ9563 0x1c /* Driver set switch broadcast storm protection at 10% rate. */ #define BROADCAST_STORM_PROT_RATE 10 /* 148,800 frames * 67 ms / 100 */ #define BROADCAST_STORM_VALUE 9969 #define BROADCAST_STORM_RATE_HI 0x07 #define BROADCAST_STORM_RATE_LO 0xFF #define BROADCAST_STORM_RATE 0x07FF #define MULTICAST_STORM_DISABLE BIT(6) #define SW_START 0x01 /* xMII configuration */ #define P_MII_DUPLEX_M BIT(6) #define P_MII_100MBIT_M BIT(4) #define P_GMII_1GBIT_M BIT(6) #define P_RGMII_ID_IG_ENABLE BIT(4) #define P_RGMII_ID_EG_ENABLE BIT(3) #define P_MII_MAC_MODE BIT(2) #define P_MII_SEL_M 0x3 /* Interrupt */ #define REG_SW_PORT_INT_STATUS__1 0x001B #define REG_SW_PORT_INT_MASK__1 0x001F #define REG_PORT_INT_STATUS 0x001B #define REG_PORT_INT_MASK 0x001F #define PORT_SRC_PHY_INT 1 #define KSZ9477_MAX_FRAME_SIZE 9000 /* Regmap tables generation */ #define KSZ_SPI_OP_RD 3 #define KSZ_SPI_OP_WR 2 #define swabnot_used(x) 0 #define KSZ_SPI_OP_FLAG_MASK(opcode, swp, regbits, regpad) \ swab##swp((opcode) << ((regbits) + (regpad))) #define KSZ_REGMAP_ENTRY(width, swp, regbits, regpad, regalign) \ { \ .name = #width, \ .val_bits = (width), \ .reg_stride = 1, \ .reg_bits = (regbits) + (regalign), \ .pad_bits = (regpad), \ .max_register = BIT(regbits) - 1, \ .cache_type = REGCACHE_NONE, \ .read_flag_mask = \ KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_RD, swp, \ regbits, regpad), \ .write_flag_mask = \ KSZ_SPI_OP_FLAG_MASK(KSZ_SPI_OP_WR, swp, \ regbits, regpad), \ .lock = ksz_regmap_lock, \ .unlock = ksz_regmap_unlock, \ .reg_format_endian = REGMAP_ENDIAN_BIG, \ .val_format_endian = REGMAP_ENDIAN_BIG \ } #define KSZ_REGMAP_TABLE(ksz, swp, regbits, regpad, regalign) \ static const struct regmap_config ksz##_regmap_config[] = { \ KSZ_REGMAP_ENTRY(8, swp, (regbits), (regpad), (regalign)), \ KSZ_REGMAP_ENTRY(16, swp, (regbits), (regpad), (regalign)), \ KSZ_REGMAP_ENTRY(32, swp, (regbits), (regpad), (regalign)), \ } #endif
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
You can’t perform that action at this time.