Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
8fd74cb
Documentation
arch
block
certs
crypto
drivers
accessibility
acpi
amba
android
ata
atm
auxdisplay
base
bcma
block
bluetooth
bus
cdrom
char
clk
clocksource
connector
cpufreq
cpuidle
crypto
dax
dca
devfreq
dio
dma-buf
dma
edac
eisa
extcon
firewire
firmware
fmc
fpga
gpio
gpu
drm
amd
acp
amdgpu
Kconfig
Makefile
ObjectID.h
amdgpu.h
amdgpu_acp.c
amdgpu_acp.h
amdgpu_acpi.c
amdgpu_afmt.c
amdgpu_amdkfd.c
amdgpu_amdkfd.h
amdgpu_amdkfd_gfx_v7.c
amdgpu_amdkfd_gfx_v8.c
amdgpu_atombios.c
amdgpu_atombios.h
amdgpu_atpx_handler.c
amdgpu_benchmark.c
amdgpu_bios.c
amdgpu_bo_list.c
amdgpu_cgs.c
amdgpu_connectors.c
amdgpu_connectors.h
amdgpu_cs.c
amdgpu_ctx.c
amdgpu_device.c
amdgpu_display.c
amdgpu_dpm.c
amdgpu_dpm.h
amdgpu_drv.c
amdgpu_drv.h
amdgpu_encoders.c
amdgpu_fb.c
amdgpu_fence.c
amdgpu_gart.c
amdgpu_gds.h
amdgpu_gem.c
amdgpu_gfx.c
amdgpu_gfx.h
amdgpu_gtt_mgr.c
amdgpu_i2c.c
amdgpu_i2c.h
amdgpu_ib.c
amdgpu_ih.c
amdgpu_ih.h
amdgpu_ioc32.c
amdgpu_irq.c
amdgpu_irq.h
amdgpu_job.c
amdgpu_kms.c
amdgpu_mn.c
amdgpu_mode.h
amdgpu_object.c
amdgpu_object.h
amdgpu_pll.c
amdgpu_pll.h
amdgpu_pm.c
amdgpu_pm.h
amdgpu_powerplay.c
amdgpu_powerplay.h
amdgpu_prime.c
amdgpu_ring.c
amdgpu_ring.h
amdgpu_sa.c
amdgpu_sync.c
amdgpu_sync.h
amdgpu_test.c
amdgpu_trace.h
amdgpu_trace_points.c
amdgpu_ttm.c
amdgpu_ttm.h
amdgpu_ucode.c
amdgpu_ucode.h
amdgpu_uvd.c
amdgpu_uvd.h
amdgpu_vce.c
amdgpu_vce.h
amdgpu_virt.h
amdgpu_vm.c
amdgpu_vm.h
amdgpu_vram_mgr.c
atom.c
atom.h
atombios_crtc.c
atombios_crtc.h
atombios_dp.c
atombios_dp.h
atombios_encoders.c
atombios_encoders.h
atombios_i2c.c
atombios_i2c.h
ci_dpm.c
ci_dpm.h
ci_smc.c
cik.c
cik.h
cik_dpm.h
cik_ih.c
cik_ih.h
cik_sdma.c
cik_sdma.h
cikd.h
clearstate_ci.h
clearstate_defs.h
clearstate_vi.h
cz_dpm.c
cz_dpm.h
cz_ih.c
cz_ih.h
cz_smc.c
cz_smumgr.h
dce_v10_0.c
dce_v10_0.h
dce_v11_0.c
dce_v11_0.h
dce_v6_0.c
dce_v6_0.h
dce_v8_0.c
dce_v8_0.h
dce_virtual.c
dce_virtual.h
gfx_v6_0.c
gfx_v6_0.h
gfx_v7_0.c
gfx_v7_0.h
gfx_v8_0.c
gfx_v8_0.h
gmc_v6_0.c
gmc_v6_0.h
gmc_v7_0.c
gmc_v7_0.h
gmc_v8_0.c
gmc_v8_0.h
iceland_ih.c
iceland_ih.h
iceland_sdma_pkt_open.h
kv_dpm.c
kv_dpm.h
kv_smc.c
ppsmc.h
r600_dpm.h
sdma_v2_4.c
sdma_v2_4.h
sdma_v3_0.c
sdma_v3_0.h
si.c
si.h
si_dma.c
si_dma.h
si_dpm.c
si_dpm.h
si_enums.h
si_ih.c
si_ih.h
si_smc.c
sislands_smc.h
smu_ucode_xfer_vi.h
tonga_ih.c
tonga_ih.h
tonga_sdma_pkt_open.h
uvd_v4_2.c
uvd_v4_2.h
uvd_v5_0.c
uvd_v5_0.h
uvd_v6_0.c
uvd_v6_0.h
vce_v2_0.c
vce_v2_0.h
vce_v3_0.c
vce_v3_0.h
vi.c
vi.h
vi_dpm.h
vid.h
amdkfd
include
powerplay
scheduler
arc
arm
armada
ast
atmel-hlcdc
bochs
bridge
cirrus
etnaviv
exynos
fsl-dcu
gma500
hisilicon
i2c
i810
i915
imx
mediatek
meson
mga
mgag200
msm
mxsfb
nouveau
omapdrm
panel
qxl
r128
radeon
rcar-du
rockchip
savage
shmobile
sis
sti
sun4i
tdfx
tegra
tilcdc
ttm
udl
vc4
vgem
via
virtio
vmwgfx
zte
Kconfig
Makefile
ati_pcigart.c
drm_agpsupport.c
drm_atomic.c
drm_atomic_helper.c
drm_auth.c
drm_blend.c
drm_bridge.c
drm_bufs.c
drm_cache.c
drm_color_mgmt.c
drm_connector.c
drm_context.c
drm_crtc.c
drm_crtc_helper.c
drm_crtc_helper_internal.h
drm_crtc_internal.h
drm_debugfs.c
drm_debugfs_crc.c
drm_dma.c
drm_dp_aux_dev.c
drm_dp_dual_mode_helper.c
drm_dp_helper.c
drm_dp_mst_topology.c
drm_drv.c
drm_dumb_buffers.c
drm_edid.c
drm_edid_load.c
drm_encoder.c
drm_encoder_slave.c
drm_fb_cma_helper.c
drm_fb_helper.c
drm_flip_work.c
drm_fops.c
drm_fourcc.c
drm_framebuffer.c
drm_gem.c
drm_gem_cma_helper.c
drm_global.c
drm_hashtab.c
drm_info.c
drm_internal.h
drm_ioc32.c
drm_ioctl.c
drm_irq.c
drm_kms_helper_common.c
drm_legacy.h
drm_lock.c
drm_memory.c
drm_mipi_dsi.c
drm_mm.c
drm_mode_config.c
drm_mode_object.c
drm_modes.c
drm_modeset_helper.c
drm_modeset_lock.c
drm_of.c
drm_panel.c
drm_pci.c
drm_plane.c
drm_plane_helper.c
drm_platform.c
drm_prime.c
drm_print.c
drm_probe_helper.c
drm_property.c
drm_rect.c
drm_scatter.c
drm_simple_kms_helper.c
drm_sysfs.c
drm_trace.h
drm_trace_points.c
drm_vm.c
drm_vma_manager.c
host1x
ipu-v3
vga
Makefile
hid
hsi
hv
hwmon
hwspinlock
hwtracing
i2c
ide
idle
iio
infiniband
input
iommu
ipack
irqchip
isdn
leds
lguest
lightnvm
macintosh
mailbox
mcb
md
media
memory
memstick
message
mfd
misc
mmc
mtd
net
nfc
ntb
nubus
nvdimm
nvme
nvmem
of
oprofile
parisc
parport
pci
pcmcia
perf
phy
pinctrl
platform
pnp
power
powercap
pps
ps3
ptp
pwm
rapidio
ras
regulator
remoteproc
reset
rpmsg
rtc
s390
sbus
scsi
sfi
sh
sn
soc
spi
spmi
ssb
staging
target
tc
thermal
thunderbolt
tty
uio
usb
uwb
vfio
vhost
video
virt
virtio
vlynq
vme
w1
watchdog
xen
zorro
Kconfig
Makefile
firmware
fs
include
init
ipc
kernel
lib
mm
net
samples
scripts
security
sound
tools
usr
virt
.cocciconfig
.get_maintainer.ignore
.gitattributes
.gitignore
.mailmap
COPYING
CREDITS
Kbuild
Kconfig
MAINTAINERS
Makefile
README
REPORTING-BUGS
Breadcrumbs
linux
/
drivers
/
gpu
/
drm
/
amd
/
amdgpu
/
si.c
Blame
Blame
Latest commit
History
History
1921 lines (1766 loc) · 55.5 KB
Breadcrumbs
linux
/
drivers
/
gpu
/
drm
/
amd
/
amdgpu
/
si.c
Top
File metadata and controls
Code
Blame
1921 lines (1766 loc) · 55.5 KB
Raw
/* * Copyright 2015 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice shall be included in * all copies or substantial portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR * OTHER DEALINGS IN THE SOFTWARE. * */ #include <linux/firmware.h> #include <linux/slab.h> #include <linux/module.h> #include "drmP.h" #include "amdgpu.h" #include "amdgpu_atombios.h" #include "amdgpu_ih.h" #include "amdgpu_uvd.h" #include "amdgpu_vce.h" #include "atom.h" #include "amdgpu_powerplay.h" #include "si/sid.h" #include "si_ih.h" #include "gfx_v6_0.h" #include "gmc_v6_0.h" #include "si_dma.h" #include "dce_v6_0.h" #include "si.h" #include "dce_virtual.h" static const u32 tahiti_golden_registers[] = { 0x17bc, 0x00000030, 0x00000011, 0x2684, 0x00010000, 0x00018208, 0x260c, 0xffffffff, 0x00000000, 0x260d, 0xf00fffff, 0x00000400, 0x260e, 0x0002021c, 0x00020200, 0x031e, 0x00000080, 0x00000000, 0x340c, 0x000000c0, 0x00800040, 0x360c, 0x000000c0, 0x00800040, 0x16ec, 0x000000f0, 0x00000070, 0x16f0, 0x00200000, 0x50100000, 0x1c0c, 0x31000311, 0x00000011, 0x09df, 0x00000003, 0x000007ff, 0x0903, 0x000007ff, 0x00000000, 0x2285, 0xf000001f, 0x00000007, 0x22c9, 0xffffffff, 0x00ffffff, 0x22c4, 0x0000ff0f, 0x00000000, 0xa293, 0x07ffffff, 0x4e000000, 0xa0d4, 0x3f3f3fff, 0x2a00126a, 0x000c, 0xffffffff, 0x0040, 0x000d, 0x00000040, 0x00004040, 0x2440, 0x07ffffff, 0x03000000, 0x23a2, 0x01ff1f3f, 0x00000000, 0x23a1, 0x01ff1f3f, 0x00000000, 0x2418, 0x0000007f, 0x00000020, 0x2542, 0x00010000, 0x00010000, 0x2b05, 0x00000200, 0x000002fb, 0x2b04, 0xffffffff, 0x0000543b, 0x2b03, 0xffffffff, 0xa9210876, 0x2234, 0xffffffff, 0x000fff40, 0x2235, 0x0000001f, 0x00000010, 0x0504, 0x20000000, 0x20fffed8, 0x0570, 0x000c0fc0, 0x000c0400, 0x052c, 0x0fffffff, 0xffffffff, 0x052d, 0x0fffffff, 0x0fffffff, 0x052e, 0x0fffffff, 0x0fffffff, 0x052f, 0x0fffffff, 0x0fffffff }; static const u32 tahiti_golden_registers2[] = { 0x0319, 0x00000001, 0x00000001 }; static const u32 tahiti_golden_rlc_registers[] = { 0x263e, 0xffffffff, 0x12011003, 0x3109, 0xffffffff, 0x00601005, 0x311f, 0xffffffff, 0x10104040, 0x3122, 0xffffffff, 0x0100000a, 0x30c5, 0xffffffff, 0x00000800, 0x30c3, 0xffffffff, 0x800000f4, 0x3d2a, 0x00000008, 0x00000000 }; static const u32 pitcairn_golden_registers[] = { 0x17bc, 0x00000030, 0x00000011, 0x2684, 0x00010000, 0x00018208, 0x260c, 0xffffffff, 0x00000000, 0x260d, 0xf00fffff, 0x00000400, 0x260e, 0x0002021c, 0x00020200, 0x031e, 0x00000080, 0x00000000, 0x340c, 0x000300c0, 0x00800040, 0x360c, 0x000300c0, 0x00800040, 0x16ec, 0x000000f0, 0x00000070, 0x16f0, 0x00200000, 0x50100000, 0x1c0c, 0x31000311, 0x00000011, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0903, 0x000007ff, 0x00000000, 0x2285, 0xf000001f, 0x00000007, 0x22c9, 0xffffffff, 0x00ffffff, 0x22c4, 0x0000ff0f, 0x00000000, 0xa293, 0x07ffffff, 0x4e000000, 0xa0d4, 0x3f3f3fff, 0x2a00126a, 0x000c, 0xffffffff, 0x0040, 0x000d, 0x00000040, 0x00004040, 0x2440, 0x07ffffff, 0x03000000, 0x2418, 0x0000007f, 0x00000020, 0x2542, 0x00010000, 0x00010000, 0x2b05, 0x000003ff, 0x000000f7, 0x2b04, 0xffffffff, 0x00000000, 0x2b03, 0xffffffff, 0x32761054, 0x2235, 0x0000001f, 0x00000010, 0x0570, 0x000c0fc0, 0x000c0400, 0x052c, 0x0fffffff, 0xffffffff, 0x052d, 0x0fffffff, 0x0fffffff, 0x052e, 0x0fffffff, 0x0fffffff, 0x052f, 0x0fffffff, 0x0fffffff }; static const u32 pitcairn_golden_rlc_registers[] = { 0x263e, 0xffffffff, 0x12011003, 0x3109, 0xffffffff, 0x00601004, 0x311f, 0xffffffff, 0x10102020, 0x3122, 0xffffffff, 0x01000020, 0x30c5, 0xffffffff, 0x00000800, 0x30c3, 0xffffffff, 0x800000a4 }; static const u32 verde_pg_init[] = { 0xd4f, 0xffffffff, 0x40000, 0xd4e, 0xffffffff, 0x200010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x7007, 0xd4e, 0xffffffff, 0x300010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x400000, 0xd4e, 0xffffffff, 0x100010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x120200, 0xd4e, 0xffffffff, 0x500010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x1e1e16, 0xd4e, 0xffffffff, 0x600010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x171f1e, 0xd4e, 0xffffffff, 0x700010ff, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4f, 0xffffffff, 0x0, 0xd4e, 0xffffffff, 0x9ff, 0xd40, 0xffffffff, 0x0, 0xd41, 0xffffffff, 0x10000800, 0xd41, 0xffffffff, 0xf, 0xd41, 0xffffffff, 0xf, 0xd40, 0xffffffff, 0x4, 0xd41, 0xffffffff, 0x1000051e, 0xd41, 0xffffffff, 0xffff, 0xd41, 0xffffffff, 0xffff, 0xd40, 0xffffffff, 0x8, 0xd41, 0xffffffff, 0x80500, 0xd40, 0xffffffff, 0x12, 0xd41, 0xffffffff, 0x9050c, 0xd40, 0xffffffff, 0x1d, 0xd41, 0xffffffff, 0xb052c, 0xd40, 0xffffffff, 0x2a, 0xd41, 0xffffffff, 0x1053e, 0xd40, 0xffffffff, 0x2d, 0xd41, 0xffffffff, 0x10546, 0xd40, 0xffffffff, 0x30, 0xd41, 0xffffffff, 0xa054e, 0xd40, 0xffffffff, 0x3c, 0xd41, 0xffffffff, 0x1055f, 0xd40, 0xffffffff, 0x3f, 0xd41, 0xffffffff, 0x10567, 0xd40, 0xffffffff, 0x42, 0xd41, 0xffffffff, 0x1056f, 0xd40, 0xffffffff, 0x45, 0xd41, 0xffffffff, 0x10572, 0xd40, 0xffffffff, 0x48, 0xd41, 0xffffffff, 0x20575, 0xd40, 0xffffffff, 0x4c, 0xd41, 0xffffffff, 0x190801, 0xd40, 0xffffffff, 0x67, 0xd41, 0xffffffff, 0x1082a, 0xd40, 0xffffffff, 0x6a, 0xd41, 0xffffffff, 0x1b082d, 0xd40, 0xffffffff, 0x87, 0xd41, 0xffffffff, 0x310851, 0xd40, 0xffffffff, 0xba, 0xd41, 0xffffffff, 0x891, 0xd40, 0xffffffff, 0xbc, 0xd41, 0xffffffff, 0x893, 0xd40, 0xffffffff, 0xbe, 0xd41, 0xffffffff, 0x20895, 0xd40, 0xffffffff, 0xc2, 0xd41, 0xffffffff, 0x20899, 0xd40, 0xffffffff, 0xc6, 0xd41, 0xffffffff, 0x2089d, 0xd40, 0xffffffff, 0xca, 0xd41, 0xffffffff, 0x8a1, 0xd40, 0xffffffff, 0xcc, 0xd41, 0xffffffff, 0x8a3, 0xd40, 0xffffffff, 0xce, 0xd41, 0xffffffff, 0x308a5, 0xd40, 0xffffffff, 0xd3, 0xd41, 0xffffffff, 0x6d08cd, 0xd40, 0xffffffff, 0x142, 0xd41, 0xffffffff, 0x2000095a, 0xd41, 0xffffffff, 0x1, 0xd40, 0xffffffff, 0x144, 0xd41, 0xffffffff, 0x301f095b, 0xd40, 0xffffffff, 0x165, 0xd41, 0xffffffff, 0xc094d, 0xd40, 0xffffffff, 0x173, 0xd41, 0xffffffff, 0xf096d, 0xd40, 0xffffffff, 0x184, 0xd41, 0xffffffff, 0x15097f, 0xd40, 0xffffffff, 0x19b, 0xd41, 0xffffffff, 0xc0998, 0xd40, 0xffffffff, 0x1a9, 0xd41, 0xffffffff, 0x409a7, 0xd40, 0xffffffff, 0x1af, 0xd41, 0xffffffff, 0xcdc, 0xd40, 0xffffffff, 0x1b1, 0xd41, 0xffffffff, 0x800, 0xd42, 0xffffffff, 0x6c9b2000, 0xd44, 0xfc00, 0x2000, 0xd51, 0xffffffff, 0xfc0, 0xa35, 0x00000100, 0x100 }; static const u32 verde_golden_rlc_registers[] = { 0x3109, 0xffffffff, 0x033f1005, 0x311f, 0xffffffff, 0x10808020, 0x3122, 0xffffffff, 0x00800008, 0x30c5, 0xffffffff, 0x00001000, 0x30c3, 0xffffffff, 0x80010014 }; static const u32 verde_golden_registers[] = { 0x2684, 0x00010000, 0x00018208, 0x260c, 0xffffffff, 0x00000000, 0x260d, 0xf00fffff, 0x00000400, 0x260e, 0x0002021c, 0x00020200, 0x031e, 0x00000080, 0x00000000, 0x340c, 0x000300c0, 0x00800040, 0x340c, 0x000300c0, 0x00800040, 0x360c, 0x000300c0, 0x00800040, 0x360c, 0x000300c0, 0x00800040, 0x16ec, 0x000000f0, 0x00000070, 0x16f0, 0x00200000, 0x50100000, 0x1c0c, 0x31000311, 0x00000011, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0903, 0x000007ff, 0x00000000, 0x0903, 0x000007ff, 0x00000000, 0x0903, 0x000007ff, 0x00000000, 0x2285, 0xf000001f, 0x00000007, 0x2285, 0xf000001f, 0x00000007, 0x2285, 0xf000001f, 0x00000007, 0x2285, 0xffffffff, 0x00ffffff, 0x22c4, 0x0000ff0f, 0x00000000, 0xa293, 0x07ffffff, 0x4e000000, 0xa0d4, 0x3f3f3fff, 0x0000124a, 0xa0d4, 0x3f3f3fff, 0x0000124a, 0xa0d4, 0x3f3f3fff, 0x0000124a, 0x000c, 0x000000ff, 0x0040, 0x000d, 0x00000040, 0x00004040, 0x2440, 0x07ffffff, 0x03000000, 0x2440, 0x07ffffff, 0x03000000, 0x23a2, 0x01ff1f3f, 0x00000000, 0x23a3, 0x01ff1f3f, 0x00000000, 0x23a2, 0x01ff1f3f, 0x00000000, 0x23a1, 0x01ff1f3f, 0x00000000, 0x23a1, 0x01ff1f3f, 0x00000000, 0x23a1, 0x01ff1f3f, 0x00000000, 0x2418, 0x0000007f, 0x00000020, 0x2542, 0x00010000, 0x00010000, 0x2b01, 0x000003ff, 0x00000003, 0x2b05, 0x000003ff, 0x00000003, 0x2b05, 0x000003ff, 0x00000003, 0x2b04, 0xffffffff, 0x00000000, 0x2b04, 0xffffffff, 0x00000000, 0x2b04, 0xffffffff, 0x00000000, 0x2b03, 0xffffffff, 0x00001032, 0x2b03, 0xffffffff, 0x00001032, 0x2b03, 0xffffffff, 0x00001032, 0x2235, 0x0000001f, 0x00000010, 0x2235, 0x0000001f, 0x00000010, 0x2235, 0x0000001f, 0x00000010, 0x0570, 0x000c0fc0, 0x000c0400 }; static const u32 oland_golden_registers[] = { 0x17bc, 0x00000030, 0x00000011, 0x2684, 0x00010000, 0x00018208, 0x260c, 0xffffffff, 0x00000000, 0x260d, 0xf00fffff, 0x00000400, 0x260e, 0x0002021c, 0x00020200, 0x031e, 0x00000080, 0x00000000, 0x340c, 0x000300c0, 0x00800040, 0x360c, 0x000300c0, 0x00800040, 0x16ec, 0x000000f0, 0x00000070, 0x16f0, 0x00200000, 0x50100000, 0x1c0c, 0x31000311, 0x00000011, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0903, 0x000007ff, 0x00000000, 0x2285, 0xf000001f, 0x00000007, 0x22c9, 0xffffffff, 0x00ffffff, 0x22c4, 0x0000ff0f, 0x00000000, 0xa293, 0x07ffffff, 0x4e000000, 0xa0d4, 0x3f3f3fff, 0x00000082, 0x000c, 0xffffffff, 0x0040, 0x000d, 0x00000040, 0x00004040, 0x2440, 0x07ffffff, 0x03000000, 0x2418, 0x0000007f, 0x00000020, 0x2542, 0x00010000, 0x00010000, 0x2b05, 0x000003ff, 0x000000f3, 0x2b04, 0xffffffff, 0x00000000, 0x2b03, 0xffffffff, 0x00003210, 0x2235, 0x0000001f, 0x00000010, 0x0570, 0x000c0fc0, 0x000c0400, 0x052c, 0x0fffffff, 0xffffffff, 0x052d, 0x0fffffff, 0x0fffffff, 0x052e, 0x0fffffff, 0x0fffffff, 0x052f, 0x0fffffff, 0x0fffffff }; static const u32 oland_golden_rlc_registers[] = { 0x263e, 0xffffffff, 0x02010002, 0x3109, 0xffffffff, 0x00601005, 0x311f, 0xffffffff, 0x10104040, 0x3122, 0xffffffff, 0x0100000a, 0x30c5, 0xffffffff, 0x00000800, 0x30c3, 0xffffffff, 0x800000f4 }; static const u32 hainan_golden_registers[] = { 0x17bc, 0x00000030, 0x00000011, 0x2684, 0x00010000, 0x00018208, 0x260c, 0xffffffff, 0x00000000, 0x260d, 0xf00fffff, 0x00000400, 0x260e, 0x0002021c, 0x00020200, 0x031e, 0x00000080, 0x00000000, 0x3430, 0xff000fff, 0x00000100, 0x340c, 0x000300c0, 0x00800040, 0x3630, 0xff000fff, 0x00000100, 0x360c, 0x000300c0, 0x00800040, 0x16ec, 0x000000f0, 0x00000070, 0x16f0, 0x00200000, 0x50100000, 0x1c0c, 0x31000311, 0x00000011, 0x0ab9, 0x00073ffe, 0x000022a2, 0x0903, 0x000007ff, 0x00000000, 0x2285, 0xf000001f, 0x00000007, 0x22c9, 0xffffffff, 0x00ffffff, 0x22c4, 0x0000ff0f, 0x00000000, 0xa293, 0x07ffffff, 0x4e000000, 0xa0d4, 0x3f3f3fff, 0x00000000, 0x000c, 0xffffffff, 0x0040, 0x000d, 0x00000040, 0x00004040, 0x2440, 0x03e00000, 0x03600000, 0x2418, 0x0000007f, 0x00000020, 0x2542, 0x00010000, 0x00010000, 0x2b05, 0x000003ff, 0x000000f1, 0x2b04, 0xffffffff, 0x00000000, 0x2b03, 0xffffffff, 0x00003210, 0x2235, 0x0000001f, 0x00000010, 0x0570, 0x000c0fc0, 0x000c0400, 0x052c, 0x0fffffff, 0xffffffff, 0x052d, 0x0fffffff, 0x0fffffff, 0x052e, 0x0fffffff, 0x0fffffff, 0x052f, 0x0fffffff, 0x0fffffff }; static const u32 hainan_golden_registers2[] = { 0x263e, 0xffffffff, 0x2011003 }; static const u32 tahiti_mgcg_cgcg_init[] = { 0x3100, 0xffffffff, 0xfffffffc, 0x200b, 0xffffffff, 0xe0000000, 0x2698, 0xffffffff, 0x00000100, 0x24a9, 0xffffffff, 0x00000100, 0x3059, 0xffffffff, 0x00000100, 0x25dd, 0xffffffff, 0x00000100, 0x2261, 0xffffffff, 0x06000100, 0x2286, 0xffffffff, 0x00000100, 0x24a8, 0xffffffff, 0x00000100, 0x30e0, 0xffffffff, 0x00000100, 0x22ca, 0xffffffff, 0x00000100, 0x2451, 0xffffffff, 0x00000100, 0x2362, 0xffffffff, 0x00000100, 0x2363, 0xffffffff, 0x00000100, 0x240c, 0xffffffff, 0x00000100, 0x240d, 0xffffffff, 0x00000100, 0x240e, 0xffffffff, 0x00000100, 0x240f, 0xffffffff, 0x00000100, 0x2b60, 0xffffffff, 0x00000100, 0x2b15, 0xffffffff, 0x00000100, 0x225f, 0xffffffff, 0x06000100, 0x261a, 0xffffffff, 0x00000100, 0x2544, 0xffffffff, 0x00000100, 0x2bc1, 0xffffffff, 0x00000100, 0x2b81, 0xffffffff, 0x00000100, 0x2527, 0xffffffff, 0x00000100, 0x200b, 0xffffffff, 0xe0000000, 0x2458, 0xffffffff, 0x00010000, 0x2459, 0xffffffff, 0x00030002, 0x245a, 0xffffffff, 0x00040007, 0x245b, 0xffffffff, 0x00060005, 0x245c, 0xffffffff, 0x00090008, 0x245d, 0xffffffff, 0x00020001, 0x245e, 0xffffffff, 0x00040003, 0x245f, 0xffffffff, 0x00000007, 0x2460, 0xffffffff, 0x00060005, 0x2461, 0xffffffff, 0x00090008, 0x2462, 0xffffffff, 0x00030002, 0x2463, 0xffffffff, 0x00050004, 0x2464, 0xffffffff, 0x00000008, 0x2465, 0xffffffff, 0x00070006, 0x2466, 0xffffffff, 0x000a0009, 0x2467, 0xffffffff, 0x00040003, 0x2468, 0xffffffff, 0x00060005, 0x2469, 0xffffffff, 0x00000009, 0x246a, 0xffffffff, 0x00080007, 0x246b, 0xffffffff, 0x000b000a, 0x246c, 0xffffffff, 0x00050004, 0x246d, 0xffffffff, 0x00070006, 0x246e, 0xffffffff, 0x0008000b, 0x246f, 0xffffffff, 0x000a0009, 0x2470, 0xffffffff, 0x000d000c, 0x2471, 0xffffffff, 0x00060005, 0x2472, 0xffffffff, 0x00080007, 0x2473, 0xffffffff, 0x0000000b, 0x2474, 0xffffffff, 0x000a0009, 0x2475, 0xffffffff, 0x000d000c, 0x2476, 0xffffffff, 0x00070006, 0x2477, 0xffffffff, 0x00090008, 0x2478, 0xffffffff, 0x0000000c, 0x2479, 0xffffffff, 0x000b000a, 0x247a, 0xffffffff, 0x000e000d, 0x247b, 0xffffffff, 0x00080007, 0x247c, 0xffffffff, 0x000a0009, 0x247d, 0xffffffff, 0x0000000d, 0x247e, 0xffffffff, 0x000c000b, 0x247f, 0xffffffff, 0x000f000e, 0x2480, 0xffffffff, 0x00090008, 0x2481, 0xffffffff, 0x000b000a, 0x2482, 0xffffffff, 0x000c000f, 0x2483, 0xffffffff, 0x000e000d, 0x2484, 0xffffffff, 0x00110010, 0x2485, 0xffffffff, 0x000a0009, 0x2486, 0xffffffff, 0x000c000b, 0x2487, 0xffffffff, 0x0000000f, 0x2488, 0xffffffff, 0x000e000d, 0x2489, 0xffffffff, 0x00110010, 0x248a, 0xffffffff, 0x000b000a, 0x248b, 0xffffffff, 0x000d000c, 0x248c, 0xffffffff, 0x00000010, 0x248d, 0xffffffff, 0x000f000e, 0x248e, 0xffffffff, 0x00120011, 0x248f, 0xffffffff, 0x000c000b, 0x2490, 0xffffffff, 0x000e000d, 0x2491, 0xffffffff, 0x00000011, 0x2492, 0xffffffff, 0x0010000f, 0x2493, 0xffffffff, 0x00130012, 0x2494, 0xffffffff, 0x000d000c, 0x2495, 0xffffffff, 0x000f000e, 0x2496, 0xffffffff, 0x00100013, 0x2497, 0xffffffff, 0x00120011, 0x2498, 0xffffffff, 0x00150014, 0x2499, 0xffffffff, 0x000e000d, 0x249a, 0xffffffff, 0x0010000f, 0x249b, 0xffffffff, 0x00000013, 0x249c, 0xffffffff, 0x00120011, 0x249d, 0xffffffff, 0x00150014, 0x249e, 0xffffffff, 0x000f000e, 0x249f, 0xffffffff, 0x00110010, 0x24a0, 0xffffffff, 0x00000014, 0x24a1, 0xffffffff, 0x00130012, 0x24a2, 0xffffffff, 0x00160015, 0x24a3, 0xffffffff, 0x0010000f, 0x24a4, 0xffffffff, 0x00120011, 0x24a5, 0xffffffff, 0x00000015, 0x24a6, 0xffffffff, 0x00140013, 0x24a7, 0xffffffff, 0x00170016, 0x2454, 0xffffffff, 0x96940200, 0x21c2, 0xffffffff, 0x00900100, 0x311e, 0xffffffff, 0x00000080, 0x3101, 0xffffffff, 0x0020003f, 0x000c, 0xffffffff, 0x0000001c, 0x000d, 0x000f0000, 0x000f0000, 0x0583, 0xffffffff, 0x00000100, 0x0409, 0xffffffff, 0x00000100, 0x040b, 0x00000101, 0x00000000, 0x082a, 0xffffffff, 0x00000104, 0x0993, 0x000c0000, 0x000c0000, 0x0992, 0x000c0000, 0x000c0000, 0x1579, 0xff000fff, 0x00000100, 0x157a, 0x00000001, 0x00000001, 0x0bd4, 0x00000001, 0x00000001, 0x0c33, 0xc0000fff, 0x00000104, 0x3079, 0x00000001, 0x00000001, 0x3430, 0xfffffff0, 0x00000100, 0x3630, 0xfffffff0, 0x00000100 }; static const u32 pitcairn_mgcg_cgcg_init[] = { 0x3100, 0xffffffff, 0xfffffffc, 0x200b, 0xffffffff, 0xe0000000, 0x2698, 0xffffffff, 0x00000100, 0x24a9, 0xffffffff, 0x00000100, 0x3059, 0xffffffff, 0x00000100, 0x25dd, 0xffffffff, 0x00000100, 0x2261, 0xffffffff, 0x06000100, 0x2286, 0xffffffff, 0x00000100, 0x24a8, 0xffffffff, 0x00000100, 0x30e0, 0xffffffff, 0x00000100, 0x22ca, 0xffffffff, 0x00000100, 0x2451, 0xffffffff, 0x00000100, 0x2362, 0xffffffff, 0x00000100, 0x2363, 0xffffffff, 0x00000100, 0x240c, 0xffffffff, 0x00000100, 0x240d, 0xffffffff, 0x00000100, 0x240e, 0xffffffff, 0x00000100, 0x240f, 0xffffffff, 0x00000100, 0x2b60, 0xffffffff, 0x00000100, 0x2b15, 0xffffffff, 0x00000100, 0x225f, 0xffffffff, 0x06000100, 0x261a, 0xffffffff, 0x00000100, 0x2544, 0xffffffff, 0x00000100, 0x2bc1, 0xffffffff, 0x00000100, 0x2b81, 0xffffffff, 0x00000100, 0x2527, 0xffffffff, 0x00000100, 0x200b, 0xffffffff, 0xe0000000, 0x2458, 0xffffffff, 0x00010000, 0x2459, 0xffffffff, 0x00030002, 0x245a, 0xffffffff, 0x00040007, 0x245b, 0xffffffff, 0x00060005, 0x245c, 0xffffffff, 0x00090008, 0x245d, 0xffffffff, 0x00020001, 0x245e, 0xffffffff, 0x00040003, 0x245f, 0xffffffff, 0x00000007, 0x2460, 0xffffffff, 0x00060005, 0x2461, 0xffffffff, 0x00090008, 0x2462, 0xffffffff, 0x00030002, 0x2463, 0xffffffff, 0x00050004, 0x2464, 0xffffffff, 0x00000008, 0x2465, 0xffffffff, 0x00070006, 0x2466, 0xffffffff, 0x000a0009, 0x2467, 0xffffffff, 0x00040003, 0x2468, 0xffffffff, 0x00060005, 0x2469, 0xffffffff, 0x00000009, 0x246a, 0xffffffff, 0x00080007, 0x246b, 0xffffffff, 0x000b000a, 0x246c, 0xffffffff, 0x00050004, 0x246d, 0xffffffff, 0x00070006, 0x246e, 0xffffffff, 0x0008000b, 0x246f, 0xffffffff, 0x000a0009, 0x2470, 0xffffffff, 0x000d000c, 0x2480, 0xffffffff, 0x00090008, 0x2481, 0xffffffff, 0x000b000a, 0x2482, 0xffffffff, 0x000c000f, 0x2483, 0xffffffff, 0x000e000d, 0x2484, 0xffffffff, 0x00110010, 0x2485, 0xffffffff, 0x000a0009, 0x2486, 0xffffffff, 0x000c000b, 0x2487, 0xffffffff, 0x0000000f, 0x2488, 0xffffffff, 0x000e000d, 0x2489, 0xffffffff, 0x00110010, 0x248a, 0xffffffff, 0x000b000a, 0x248b, 0xffffffff, 0x000d000c, 0x248c, 0xffffffff, 0x00000010, 0x248d, 0xffffffff, 0x000f000e, 0x248e, 0xffffffff, 0x00120011, 0x248f, 0xffffffff, 0x000c000b, 0x2490, 0xffffffff, 0x000e000d, 0x2491, 0xffffffff, 0x00000011, 0x2492, 0xffffffff, 0x0010000f, 0x2493, 0xffffffff, 0x00130012, 0x2494, 0xffffffff, 0x000d000c, 0x2495, 0xffffffff, 0x000f000e, 0x2496, 0xffffffff, 0x00100013, 0x2497, 0xffffffff, 0x00120011, 0x2498, 0xffffffff, 0x00150014, 0x2454, 0xffffffff, 0x96940200, 0x21c2, 0xffffffff, 0x00900100, 0x311e, 0xffffffff, 0x00000080, 0x3101, 0xffffffff, 0x0020003f, 0x000c, 0xffffffff, 0x0000001c, 0x000d, 0x000f0000, 0x000f0000, 0x0583, 0xffffffff, 0x00000100, 0x0409, 0xffffffff, 0x00000100, 0x040b, 0x00000101, 0x00000000, 0x082a, 0xffffffff, 0x00000104, 0x1579, 0xff000fff, 0x00000100, 0x157a, 0x00000001, 0x00000001, 0x0bd4, 0x00000001, 0x00000001, 0x0c33, 0xc0000fff, 0x00000104, 0x3079, 0x00000001, 0x00000001, 0x3430, 0xfffffff0, 0x00000100, 0x3630, 0xfffffff0, 0x00000100 }; static const u32 verde_mgcg_cgcg_init[] = { 0x3100, 0xffffffff, 0xfffffffc, 0x200b, 0xffffffff, 0xe0000000, 0x2698, 0xffffffff, 0x00000100, 0x24a9, 0xffffffff, 0x00000100, 0x3059, 0xffffffff, 0x00000100, 0x25dd, 0xffffffff, 0x00000100, 0x2261, 0xffffffff, 0x06000100, 0x2286, 0xffffffff, 0x00000100, 0x24a8, 0xffffffff, 0x00000100, 0x30e0, 0xffffffff, 0x00000100, 0x22ca, 0xffffffff, 0x00000100, 0x2451, 0xffffffff, 0x00000100, 0x2362, 0xffffffff, 0x00000100, 0x2363, 0xffffffff, 0x00000100, 0x240c, 0xffffffff, 0x00000100, 0x240d, 0xffffffff, 0x00000100, 0x240e, 0xffffffff, 0x00000100, 0x240f, 0xffffffff, 0x00000100, 0x2b60, 0xffffffff, 0x00000100, 0x2b15, 0xffffffff, 0x00000100, 0x225f, 0xffffffff, 0x06000100, 0x261a, 0xffffffff, 0x00000100, 0x2544, 0xffffffff, 0x00000100, 0x2bc1, 0xffffffff, 0x00000100, 0x2b81, 0xffffffff, 0x00000100, 0x2527, 0xffffffff, 0x00000100, 0x200b, 0xffffffff, 0xe0000000, 0x2458, 0xffffffff, 0x00010000, 0x2459, 0xffffffff, 0x00030002, 0x245a, 0xffffffff, 0x00040007, 0x245b, 0xffffffff, 0x00060005, 0x245c, 0xffffffff, 0x00090008, 0x245d, 0xffffffff, 0x00020001, 0x245e, 0xffffffff, 0x00040003, 0x245f, 0xffffffff, 0x00000007, 0x2460, 0xffffffff, 0x00060005, 0x2461, 0xffffffff, 0x00090008, 0x2462, 0xffffffff, 0x00030002, 0x2463, 0xffffffff, 0x00050004, 0x2464, 0xffffffff, 0x00000008, 0x2465, 0xffffffff, 0x00070006, 0x2466, 0xffffffff, 0x000a0009, 0x2467, 0xffffffff, 0x00040003, 0x2468, 0xffffffff, 0x00060005, 0x2469, 0xffffffff, 0x00000009, 0x246a, 0xffffffff, 0x00080007, 0x246b, 0xffffffff, 0x000b000a, 0x246c, 0xffffffff, 0x00050004, 0x246d, 0xffffffff, 0x00070006, 0x246e, 0xffffffff, 0x0008000b, 0x246f, 0xffffffff, 0x000a0009, 0x2470, 0xffffffff, 0x000d000c, 0x2480, 0xffffffff, 0x00090008, 0x2481, 0xffffffff, 0x000b000a, 0x2482, 0xffffffff, 0x000c000f, 0x2483, 0xffffffff, 0x000e000d, 0x2484, 0xffffffff, 0x00110010, 0x2485, 0xffffffff, 0x000a0009, 0x2486, 0xffffffff, 0x000c000b, 0x2487, 0xffffffff, 0x0000000f, 0x2488, 0xffffffff, 0x000e000d, 0x2489, 0xffffffff, 0x00110010, 0x248a, 0xffffffff, 0x000b000a, 0x248b, 0xffffffff, 0x000d000c, 0x248c, 0xffffffff, 0x00000010, 0x248d, 0xffffffff, 0x000f000e, 0x248e, 0xffffffff, 0x00120011, 0x248f, 0xffffffff, 0x000c000b, 0x2490, 0xffffffff, 0x000e000d, 0x2491, 0xffffffff, 0x00000011, 0x2492, 0xffffffff, 0x0010000f, 0x2493, 0xffffffff, 0x00130012, 0x2494, 0xffffffff, 0x000d000c, 0x2495, 0xffffffff, 0x000f000e, 0x2496, 0xffffffff, 0x00100013, 0x2497, 0xffffffff, 0x00120011, 0x2498, 0xffffffff, 0x00150014, 0x2454, 0xffffffff, 0x96940200, 0x21c2, 0xffffffff, 0x00900100, 0x311e, 0xffffffff, 0x00000080, 0x3101, 0xffffffff, 0x0020003f, 0xc, 0xffffffff, 0x0000001c, 0xd, 0x000f0000, 0x000f0000, 0x583, 0xffffffff, 0x00000100, 0x409, 0xffffffff, 0x00000100, 0x40b, 0x00000101, 0x00000000, 0x82a, 0xffffffff, 0x00000104, 0x993, 0x000c0000, 0x000c0000, 0x992, 0x000c0000, 0x000c0000, 0x1579, 0xff000fff, 0x00000100, 0x157a, 0x00000001, 0x00000001, 0xbd4, 0x00000001, 0x00000001, 0xc33, 0xc0000fff, 0x00000104, 0x3079, 0x00000001, 0x00000001, 0x3430, 0xfffffff0, 0x00000100, 0x3630, 0xfffffff0, 0x00000100 }; static const u32 oland_mgcg_cgcg_init[] = { 0x3100, 0xffffffff, 0xfffffffc, 0x200b, 0xffffffff, 0xe0000000, 0x2698, 0xffffffff, 0x00000100, 0x24a9, 0xffffffff, 0x00000100, 0x3059, 0xffffffff, 0x00000100, 0x25dd, 0xffffffff, 0x00000100, 0x2261, 0xffffffff, 0x06000100, 0x2286, 0xffffffff, 0x00000100, 0x24a8, 0xffffffff, 0x00000100, 0x30e0, 0xffffffff, 0x00000100, 0x22ca, 0xffffffff, 0x00000100, 0x2451, 0xffffffff, 0x00000100, 0x2362, 0xffffffff, 0x00000100, 0x2363, 0xffffffff, 0x00000100, 0x240c, 0xffffffff, 0x00000100, 0x240d, 0xffffffff, 0x00000100, 0x240e, 0xffffffff, 0x00000100, 0x240f, 0xffffffff, 0x00000100, 0x2b60, 0xffffffff, 0x00000100, 0x2b15, 0xffffffff, 0x00000100, 0x225f, 0xffffffff, 0x06000100, 0x261a, 0xffffffff, 0x00000100, 0x2544, 0xffffffff, 0x00000100, 0x2bc1, 0xffffffff, 0x00000100, 0x2b81, 0xffffffff, 0x00000100, 0x2527, 0xffffffff, 0x00000100, 0x200b, 0xffffffff, 0xe0000000, 0x2458, 0xffffffff, 0x00010000, 0x2459, 0xffffffff, 0x00030002, 0x245a, 0xffffffff, 0x00040007, 0x245b, 0xffffffff, 0x00060005, 0x245c, 0xffffffff, 0x00090008, 0x245d, 0xffffffff, 0x00020001, 0x245e, 0xffffffff, 0x00040003, 0x245f, 0xffffffff, 0x00000007, 0x2460, 0xffffffff, 0x00060005, 0x2461, 0xffffffff, 0x00090008, 0x2462, 0xffffffff, 0x00030002, 0x2463, 0xffffffff, 0x00050004, 0x2464, 0xffffffff, 0x00000008, 0x2465, 0xffffffff, 0x00070006, 0x2466, 0xffffffff, 0x000a0009, 0x2467, 0xffffffff, 0x00040003, 0x2468, 0xffffffff, 0x00060005, 0x2469, 0xffffffff, 0x00000009, 0x246a, 0xffffffff, 0x00080007, 0x246b, 0xffffffff, 0x000b000a, 0x246c, 0xffffffff, 0x00050004, 0x246d, 0xffffffff, 0x00070006, 0x246e, 0xffffffff, 0x0008000b, 0x246f, 0xffffffff, 0x000a0009, 0x2470, 0xffffffff, 0x000d000c, 0x2471, 0xffffffff, 0x00060005, 0x2472, 0xffffffff, 0x00080007, 0x2473, 0xffffffff, 0x0000000b, 0x2474, 0xffffffff, 0x000a0009, 0x2475, 0xffffffff, 0x000d000c, 0x2454, 0xffffffff, 0x96940200, 0x21c2, 0xffffffff, 0x00900100, 0x311e, 0xffffffff, 0x00000080, 0x3101, 0xffffffff, 0x0020003f, 0x000c, 0xffffffff, 0x0000001c, 0x000d, 0x000f0000, 0x000f0000, 0x0583, 0xffffffff, 0x00000100, 0x0409, 0xffffffff, 0x00000100, 0x040b, 0x00000101, 0x00000000, 0x082a, 0xffffffff, 0x00000104, 0x0993, 0x000c0000, 0x000c0000, 0x0992, 0x000c0000, 0x000c0000, 0x1579, 0xff000fff, 0x00000100, 0x157a, 0x00000001, 0x00000001, 0x0bd4, 0x00000001, 0x00000001, 0x0c33, 0xc0000fff, 0x00000104, 0x3079, 0x00000001, 0x00000001, 0x3430, 0xfffffff0, 0x00000100, 0x3630, 0xfffffff0, 0x00000100 }; static const u32 hainan_mgcg_cgcg_init[] = { 0x3100, 0xffffffff, 0xfffffffc, 0x200b, 0xffffffff, 0xe0000000, 0x2698, 0xffffffff, 0x00000100, 0x24a9, 0xffffffff, 0x00000100, 0x3059, 0xffffffff, 0x00000100, 0x25dd, 0xffffffff, 0x00000100, 0x2261, 0xffffffff, 0x06000100, 0x2286, 0xffffffff, 0x00000100, 0x24a8, 0xffffffff, 0x00000100, 0x30e0, 0xffffffff, 0x00000100, 0x22ca, 0xffffffff, 0x00000100, 0x2451, 0xffffffff, 0x00000100, 0x2362, 0xffffffff, 0x00000100, 0x2363, 0xffffffff, 0x00000100, 0x240c, 0xffffffff, 0x00000100, 0x240d, 0xffffffff, 0x00000100, 0x240e, 0xffffffff, 0x00000100, 0x240f, 0xffffffff, 0x00000100, 0x2b60, 0xffffffff, 0x00000100, 0x2b15, 0xffffffff, 0x00000100, 0x225f, 0xffffffff, 0x06000100, 0x261a, 0xffffffff, 0x00000100, 0x2544, 0xffffffff, 0x00000100, 0x2bc1, 0xffffffff, 0x00000100, 0x2b81, 0xffffffff, 0x00000100, 0x2527, 0xffffffff, 0x00000100, 0x200b, 0xffffffff, 0xe0000000, 0x2458, 0xffffffff, 0x00010000, 0x2459, 0xffffffff, 0x00030002, 0x245a, 0xffffffff, 0x00040007, 0x245b, 0xffffffff, 0x00060005, 0x245c, 0xffffffff, 0x00090008, 0x245d, 0xffffffff, 0x00020001, 0x245e, 0xffffffff, 0x00040003, 0x245f, 0xffffffff, 0x00000007, 0x2460, 0xffffffff, 0x00060005, 0x2461, 0xffffffff, 0x00090008, 0x2462, 0xffffffff, 0x00030002, 0x2463, 0xffffffff, 0x00050004, 0x2464, 0xffffffff, 0x00000008, 0x2465, 0xffffffff, 0x00070006, 0x2466, 0xffffffff, 0x000a0009, 0x2467, 0xffffffff, 0x00040003, 0x2468, 0xffffffff, 0x00060005, 0x2469, 0xffffffff, 0x00000009, 0x246a, 0xffffffff, 0x00080007, 0x246b, 0xffffffff, 0x000b000a, 0x246c, 0xffffffff, 0x00050004, 0x246d, 0xffffffff, 0x00070006, 0x246e, 0xffffffff, 0x0008000b, 0x246f, 0xffffffff, 0x000a0009, 0x2470, 0xffffffff, 0x000d000c, 0x2471, 0xffffffff, 0x00060005, 0x2472, 0xffffffff, 0x00080007, 0x2473, 0xffffffff, 0x0000000b, 0x2474, 0xffffffff, 0x000a0009, 0x2475, 0xffffffff, 0x000d000c, 0x2454, 0xffffffff, 0x96940200, 0x21c2, 0xffffffff, 0x00900100, 0x311e, 0xffffffff, 0x00000080, 0x3101, 0xffffffff, 0x0020003f, 0x000c, 0xffffffff, 0x0000001c, 0x000d, 0x000f0000, 0x000f0000, 0x0583, 0xffffffff, 0x00000100, 0x0409, 0xffffffff, 0x00000100, 0x082a, 0xffffffff, 0x00000104, 0x0993, 0x000c0000, 0x000c0000, 0x0992, 0x000c0000, 0x000c0000, 0x0bd4, 0x00000001, 0x00000001, 0x0c33, 0xc0000fff, 0x00000104, 0x3079, 0x00000001, 0x00000001, 0x3430, 0xfffffff0, 0x00000100, 0x3630, 0xfffffff0, 0x00000100 }; static u32 si_pcie_rreg(struct amdgpu_device *adev, u32 reg) { unsigned long flags; u32 r; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(AMDGPU_PCIE_INDEX, reg); (void)RREG32(AMDGPU_PCIE_INDEX); r = RREG32(AMDGPU_PCIE_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); return r; } static void si_pcie_wreg(struct amdgpu_device *adev, u32 reg, u32 v) { unsigned long flags; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(AMDGPU_PCIE_INDEX, reg); (void)RREG32(AMDGPU_PCIE_INDEX); WREG32(AMDGPU_PCIE_DATA, v); (void)RREG32(AMDGPU_PCIE_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); } static u32 si_pciep_rreg(struct amdgpu_device *adev, u32 reg) { unsigned long flags; u32 r; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); (void)RREG32(PCIE_PORT_INDEX); r = RREG32(PCIE_PORT_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); return r; } static void si_pciep_wreg(struct amdgpu_device *adev, u32 reg, u32 v) { unsigned long flags; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(PCIE_PORT_INDEX, ((reg) & 0xff)); (void)RREG32(PCIE_PORT_INDEX); WREG32(PCIE_PORT_DATA, (v)); (void)RREG32(PCIE_PORT_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); } static u32 si_smc_rreg(struct amdgpu_device *adev, u32 reg) { unsigned long flags; u32 r; spin_lock_irqsave(&adev->smc_idx_lock, flags); WREG32(SMC_IND_INDEX_0, (reg)); r = RREG32(SMC_IND_DATA_0); spin_unlock_irqrestore(&adev->smc_idx_lock, flags); return r; } static void si_smc_wreg(struct amdgpu_device *adev, u32 reg, u32 v) { unsigned long flags; spin_lock_irqsave(&adev->smc_idx_lock, flags); WREG32(SMC_IND_INDEX_0, (reg)); WREG32(SMC_IND_DATA_0, (v)); spin_unlock_irqrestore(&adev->smc_idx_lock, flags); } static struct amdgpu_allowed_register_entry si_allowed_read_registers[] = { {GRBM_STATUS, false}, {GB_ADDR_CONFIG, false}, {MC_ARB_RAMCFG, false}, {GB_TILE_MODE0, false}, {GB_TILE_MODE1, false}, {GB_TILE_MODE2, false}, {GB_TILE_MODE3, false}, {GB_TILE_MODE4, false}, {GB_TILE_MODE5, false}, {GB_TILE_MODE6, false}, {GB_TILE_MODE7, false}, {GB_TILE_MODE8, false}, {GB_TILE_MODE9, false}, {GB_TILE_MODE10, false}, {GB_TILE_MODE11, false}, {GB_TILE_MODE12, false}, {GB_TILE_MODE13, false}, {GB_TILE_MODE14, false}, {GB_TILE_MODE15, false}, {GB_TILE_MODE16, false}, {GB_TILE_MODE17, false}, {GB_TILE_MODE18, false}, {GB_TILE_MODE19, false}, {GB_TILE_MODE20, false}, {GB_TILE_MODE21, false}, {GB_TILE_MODE22, false}, {GB_TILE_MODE23, false}, {GB_TILE_MODE24, false}, {GB_TILE_MODE25, false}, {GB_TILE_MODE26, false}, {GB_TILE_MODE27, false}, {GB_TILE_MODE28, false}, {GB_TILE_MODE29, false}, {GB_TILE_MODE30, false}, {GB_TILE_MODE31, false}, {CC_RB_BACKEND_DISABLE, false, true}, {GC_USER_RB_BACKEND_DISABLE, false, true}, {PA_SC_RASTER_CONFIG, false, true}, }; static uint32_t si_read_indexed_register(struct amdgpu_device *adev, u32 se_num, u32 sh_num, u32 reg_offset) { uint32_t val; mutex_lock(&adev->grbm_idx_mutex); if (se_num != 0xffffffff || sh_num != 0xffffffff) amdgpu_gfx_select_se_sh(adev, se_num, sh_num, 0xffffffff); val = RREG32(reg_offset); if (se_num != 0xffffffff || sh_num != 0xffffffff) amdgpu_gfx_select_se_sh(adev, 0xffffffff, 0xffffffff, 0xffffffff); mutex_unlock(&adev->grbm_idx_mutex); return val; } static int si_read_register(struct amdgpu_device *adev, u32 se_num, u32 sh_num, u32 reg_offset, u32 *value) { uint32_t i; *value = 0; for (i = 0; i < ARRAY_SIZE(si_allowed_read_registers); i++) { if (reg_offset != si_allowed_read_registers[i].reg_offset) continue; if (!si_allowed_read_registers[i].untouched) *value = si_allowed_read_registers[i].grbm_indexed ? si_read_indexed_register(adev, se_num, sh_num, reg_offset) : RREG32(reg_offset); return 0; } return -EINVAL; } static bool si_read_disabled_bios(struct amdgpu_device *adev) { u32 bus_cntl; u32 d1vga_control = 0; u32 d2vga_control = 0; u32 vga_render_control = 0; u32 rom_cntl; bool r; bus_cntl = RREG32(R600_BUS_CNTL); if (adev->mode_info.num_crtc) { d1vga_control = RREG32(AVIVO_D1VGA_CONTROL); d2vga_control = RREG32(AVIVO_D2VGA_CONTROL); vga_render_control = RREG32(VGA_RENDER_CONTROL); } rom_cntl = RREG32(R600_ROM_CNTL); /* enable the rom */ WREG32(R600_BUS_CNTL, (bus_cntl & ~R600_BIOS_ROM_DIS)); if (adev->mode_info.num_crtc) { /* Disable VGA mode */ WREG32(AVIVO_D1VGA_CONTROL, (d1vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT))); WREG32(AVIVO_D2VGA_CONTROL, (d2vga_control & ~(AVIVO_DVGA_CONTROL_MODE_ENABLE | AVIVO_DVGA_CONTROL_TIMING_SELECT))); WREG32(VGA_RENDER_CONTROL, (vga_render_control & C_000300_VGA_VSTATUS_CNTL)); } WREG32(R600_ROM_CNTL, rom_cntl | R600_SCK_OVERWRITE); r = amdgpu_read_bios(adev); /* restore regs */ WREG32(R600_BUS_CNTL, bus_cntl); if (adev->mode_info.num_crtc) { WREG32(AVIVO_D1VGA_CONTROL, d1vga_control); WREG32(AVIVO_D2VGA_CONTROL, d2vga_control); WREG32(VGA_RENDER_CONTROL, vga_render_control); } WREG32(R600_ROM_CNTL, rom_cntl); return r; } //xxx: not implemented static int si_asic_reset(struct amdgpu_device *adev) { return 0; } static void si_vga_set_state(struct amdgpu_device *adev, bool state) { uint32_t temp; temp = RREG32(CONFIG_CNTL); if (state == false) { temp &= ~(1<<0); temp |= (1<<1); } else { temp &= ~(1<<1); } WREG32(CONFIG_CNTL, temp); } static u32 si_get_xclk(struct amdgpu_device *adev) { u32 reference_clock = adev->clock.spll.reference_freq; u32 tmp; tmp = RREG32(CG_CLKPIN_CNTL_2); if (tmp & MUX_TCLK_TO_XCLK) return TCLK; tmp = RREG32(CG_CLKPIN_CNTL); if (tmp & XTALIN_DIVIDE) return reference_clock / 4; return reference_clock; } //xxx:not implemented static int si_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk) { return 0; } static void si_detect_hw_virtualization(struct amdgpu_device *adev) { if (is_virtual_machine()) /* passthrough mode */ adev->virtualization.virtual_caps |= AMDGPU_PASSTHROUGH_MODE; } static const struct amdgpu_asic_funcs si_asic_funcs = { .read_disabled_bios = &si_read_disabled_bios, .detect_hw_virtualization = si_detect_hw_virtualization, .read_register = &si_read_register, .reset = &si_asic_reset, .set_vga_state = &si_vga_set_state, .get_xclk = &si_get_xclk, .set_uvd_clocks = &si_set_uvd_clocks, .set_vce_clocks = NULL, }; static uint32_t si_get_rev_id(struct amdgpu_device *adev) { return (RREG32(CC_DRM_ID_STRAPS) & CC_DRM_ID_STRAPS__ATI_REV_ID_MASK) >> CC_DRM_ID_STRAPS__ATI_REV_ID__SHIFT; } static int si_common_early_init(void *handle) { struct amdgpu_device *adev = (struct amdgpu_device *)handle; adev->smc_rreg = &si_smc_rreg; adev->smc_wreg = &si_smc_wreg; adev->pcie_rreg = &si_pcie_rreg; adev->pcie_wreg = &si_pcie_wreg; adev->pciep_rreg = &si_pciep_rreg; adev->pciep_wreg = &si_pciep_wreg; adev->uvd_ctx_rreg = NULL; adev->uvd_ctx_wreg = NULL; adev->didt_rreg = NULL; adev->didt_wreg = NULL; adev->asic_funcs = &si_asic_funcs; adev->rev_id = si_get_rev_id(adev); adev->external_rev_id = 0xFF; switch (adev->asic_type) { case CHIP_TAHITI: adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG | AMD_CG_SUPPORT_GFX_MGLS | /*AMD_CG_SUPPORT_GFX_CGCG |*/ AMD_CG_SUPPORT_GFX_CGLS | AMD_CG_SUPPORT_GFX_CGTS | AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_MC_MGCG | AMD_CG_SUPPORT_SDMA_MGCG | AMD_CG_SUPPORT_BIF_LS | AMD_CG_SUPPORT_VCE_MGCG | AMD_CG_SUPPORT_UVD_MGCG | AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG; adev->pg_flags = 0; adev->external_rev_id = (adev->rev_id == 0) ? 1 : (adev->rev_id == 1) ? 5 : 6; break; case CHIP_PITCAIRN: adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG | AMD_CG_SUPPORT_GFX_MGLS | /*AMD_CG_SUPPORT_GFX_CGCG |*/ AMD_CG_SUPPORT_GFX_CGLS | AMD_CG_SUPPORT_GFX_CGTS | AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_GFX_RLC_LS | AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG | AMD_CG_SUPPORT_SDMA_MGCG | AMD_CG_SUPPORT_BIF_LS | AMD_CG_SUPPORT_VCE_MGCG | AMD_CG_SUPPORT_UVD_MGCG | AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG; adev->pg_flags = 0; adev->external_rev_id = adev->rev_id + 20; break; case CHIP_VERDE: adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG | AMD_CG_SUPPORT_GFX_MGLS | AMD_CG_SUPPORT_GFX_CGLS | AMD_CG_SUPPORT_GFX_CGTS | AMD_CG_SUPPORT_GFX_CGTS_LS | AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG | AMD_CG_SUPPORT_SDMA_MGCG | AMD_CG_SUPPORT_SDMA_LS | AMD_CG_SUPPORT_BIF_LS | AMD_CG_SUPPORT_VCE_MGCG | AMD_CG_SUPPORT_UVD_MGCG | AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG; adev->pg_flags = 0; //??? adev->external_rev_id = adev->rev_id + 0x14; break; case CHIP_OLAND: adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG | AMD_CG_SUPPORT_GFX_MGLS | /*AMD_CG_SUPPORT_GFX_CGCG |*/ AMD_CG_SUPPORT_GFX_CGLS | AMD_CG_SUPPORT_GFX_CGTS | AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_GFX_RLC_LS | AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG | AMD_CG_SUPPORT_SDMA_MGCG | AMD_CG_SUPPORT_BIF_LS | AMD_CG_SUPPORT_UVD_MGCG | AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG; adev->pg_flags = 0; adev->external_rev_id = 60; break; case CHIP_HAINAN: adev->cg_flags = AMD_CG_SUPPORT_GFX_MGCG | AMD_CG_SUPPORT_GFX_MGLS | /*AMD_CG_SUPPORT_GFX_CGCG |*/ AMD_CG_SUPPORT_GFX_CGLS | AMD_CG_SUPPORT_GFX_CGTS | AMD_CG_SUPPORT_GFX_CP_LS | AMD_CG_SUPPORT_GFX_RLC_LS | AMD_CG_SUPPORT_MC_LS | AMD_CG_SUPPORT_MC_MGCG | AMD_CG_SUPPORT_SDMA_MGCG | AMD_CG_SUPPORT_BIF_LS | AMD_CG_SUPPORT_HDP_LS | AMD_CG_SUPPORT_HDP_MGCG; adev->pg_flags = 0; adev->external_rev_id = 70; break; default: return -EINVAL; } return 0; } static int si_common_sw_init(void *handle) { return 0; } static int si_common_sw_fini(void *handle) { return 0; } static void si_init_golden_registers(struct amdgpu_device *adev) { switch (adev->asic_type) { case CHIP_TAHITI: amdgpu_program_register_sequence(adev, tahiti_golden_registers, (const u32)ARRAY_SIZE(tahiti_golden_registers)); amdgpu_program_register_sequence(adev, tahiti_golden_rlc_registers, (const u32)ARRAY_SIZE(tahiti_golden_rlc_registers)); amdgpu_program_register_sequence(adev, tahiti_mgcg_cgcg_init, (const u32)ARRAY_SIZE(tahiti_mgcg_cgcg_init)); amdgpu_program_register_sequence(adev, tahiti_golden_registers2, (const u32)ARRAY_SIZE(tahiti_golden_registers2)); break; case CHIP_PITCAIRN: amdgpu_program_register_sequence(adev, pitcairn_golden_registers, (const u32)ARRAY_SIZE(pitcairn_golden_registers)); amdgpu_program_register_sequence(adev, pitcairn_golden_rlc_registers, (const u32)ARRAY_SIZE(pitcairn_golden_rlc_registers)); amdgpu_program_register_sequence(adev, pitcairn_mgcg_cgcg_init, (const u32)ARRAY_SIZE(pitcairn_mgcg_cgcg_init)); case CHIP_VERDE: amdgpu_program_register_sequence(adev, verde_golden_registers, (const u32)ARRAY_SIZE(verde_golden_registers)); amdgpu_program_register_sequence(adev, verde_golden_rlc_registers, (const u32)ARRAY_SIZE(verde_golden_rlc_registers)); amdgpu_program_register_sequence(adev, verde_mgcg_cgcg_init, (const u32)ARRAY_SIZE(verde_mgcg_cgcg_init)); amdgpu_program_register_sequence(adev, verde_pg_init, (const u32)ARRAY_SIZE(verde_pg_init)); break; case CHIP_OLAND: amdgpu_program_register_sequence(adev, oland_golden_registers, (const u32)ARRAY_SIZE(oland_golden_registers)); amdgpu_program_register_sequence(adev, oland_golden_rlc_registers, (const u32)ARRAY_SIZE(oland_golden_rlc_registers)); amdgpu_program_register_sequence(adev, oland_mgcg_cgcg_init, (const u32)ARRAY_SIZE(oland_mgcg_cgcg_init)); case CHIP_HAINAN: amdgpu_program_register_sequence(adev, hainan_golden_registers, (const u32)ARRAY_SIZE(hainan_golden_registers)); amdgpu_program_register_sequence(adev, hainan_golden_registers2, (const u32)ARRAY_SIZE(hainan_golden_registers2)); amdgpu_program_register_sequence(adev, hainan_mgcg_cgcg_init, (const u32)ARRAY_SIZE(hainan_mgcg_cgcg_init)); break; default: BUG(); } } static void si_pcie_gen3_enable(struct amdgpu_device *adev) { struct pci_dev *root = adev->pdev->bus->self; int bridge_pos, gpu_pos; u32 speed_cntl, mask, current_data_rate; int ret, i; u16 tmp16; if (pci_is_root_bus(adev->pdev->bus)) return; if (amdgpu_pcie_gen2 == 0) return; if (adev->flags & AMD_IS_APU) return; ret = drm_pcie_get_speed_cap_mask(adev->ddev, &mask); if (ret != 0) return; if (!(mask & (DRM_PCIE_SPEED_50 | DRM_PCIE_SPEED_80))) return; speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); current_data_rate = (speed_cntl & LC_CURRENT_DATA_RATE_MASK) >> LC_CURRENT_DATA_RATE_SHIFT; if (mask & DRM_PCIE_SPEED_80) { if (current_data_rate == 2) { DRM_INFO("PCIE gen 3 link speeds already enabled\n"); return; } DRM_INFO("enabling PCIE gen 3 link speeds, disable with amdgpu.pcie_gen2=0\n"); } else if (mask & DRM_PCIE_SPEED_50) { if (current_data_rate == 1) { DRM_INFO("PCIE gen 2 link speeds already enabled\n"); return; } DRM_INFO("enabling PCIE gen 2 link speeds, disable with amdgpu.pcie_gen2=0\n"); } bridge_pos = pci_pcie_cap(root); if (!bridge_pos) return; gpu_pos = pci_pcie_cap(adev->pdev); if (!gpu_pos) return; if (mask & DRM_PCIE_SPEED_80) { if (current_data_rate != 2) { u16 bridge_cfg, gpu_cfg; u16 bridge_cfg2, gpu_cfg2; u32 max_lw, current_lw, tmp; pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &bridge_cfg); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL, &gpu_cfg); tmp16 = bridge_cfg | PCI_EXP_LNKCTL_HAWD; pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16); tmp16 = gpu_cfg | PCI_EXP_LNKCTL_HAWD; pci_write_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16); tmp = RREG32_PCIE(PCIE_LC_STATUS1); max_lw = (tmp & LC_DETECTED_LINK_WIDTH_MASK) >> LC_DETECTED_LINK_WIDTH_SHIFT; current_lw = (tmp & LC_OPERATING_LINK_WIDTH_MASK) >> LC_OPERATING_LINK_WIDTH_SHIFT; if (current_lw < max_lw) { tmp = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL); if (tmp & LC_RENEGOTIATION_SUPPORT) { tmp &= ~(LC_LINK_WIDTH_MASK | LC_UPCONFIGURE_DIS); tmp |= (max_lw << LC_LINK_WIDTH_SHIFT); tmp |= LC_UPCONFIGURE_SUPPORT | LC_RENEGOTIATE_EN | LC_RECONFIG_NOW; WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, tmp); } } for (i = 0; i < 10; i++) { pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_DEVSTA, &tmp16); if (tmp16 & PCI_EXP_DEVSTA_TRPND) break; pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &bridge_cfg); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL, &gpu_cfg); pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &bridge_cfg2); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL2, &gpu_cfg2); tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4); tmp |= LC_SET_QUIESCE; WREG32_PCIE_PORT(PCIE_LC_CNTL4, tmp); tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4); tmp |= LC_REDO_EQ; WREG32_PCIE_PORT(PCIE_LC_CNTL4, tmp); mdelay(100); pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL, &tmp16); tmp16 &= ~PCI_EXP_LNKCTL_HAWD; tmp16 |= (bridge_cfg & PCI_EXP_LNKCTL_HAWD); pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL, tmp16); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL, &tmp16); tmp16 &= ~PCI_EXP_LNKCTL_HAWD; tmp16 |= (gpu_cfg & PCI_EXP_LNKCTL_HAWD); pci_write_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL, tmp16); pci_read_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, &tmp16); tmp16 &= ~((1 << 4) | (7 << 9)); tmp16 |= (bridge_cfg2 & ((1 << 4) | (7 << 9))); pci_write_config_word(root, bridge_pos + PCI_EXP_LNKCTL2, tmp16); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL2, &tmp16); tmp16 &= ~((1 << 4) | (7 << 9)); tmp16 |= (gpu_cfg2 & ((1 << 4) | (7 << 9))); pci_write_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16); tmp = RREG32_PCIE_PORT(PCIE_LC_CNTL4); tmp &= ~LC_SET_QUIESCE; WREG32_PCIE_PORT(PCIE_LC_CNTL4, tmp); } } } speed_cntl |= LC_FORCE_EN_SW_SPEED_CHANGE | LC_FORCE_DIS_HW_SPEED_CHANGE; speed_cntl &= ~LC_FORCE_DIS_SW_SPEED_CHANGE; WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); pci_read_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL2, &tmp16); tmp16 &= ~0xf; if (mask & DRM_PCIE_SPEED_80) tmp16 |= 3; else if (mask & DRM_PCIE_SPEED_50) tmp16 |= 2; else tmp16 |= 1; pci_write_config_word(adev->pdev, gpu_pos + PCI_EXP_LNKCTL2, tmp16); speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); speed_cntl |= LC_INITIATE_LINK_SPEED_CHANGE; WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl); for (i = 0; i < adev->usec_timeout; i++) { speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL); if ((speed_cntl & LC_INITIATE_LINK_SPEED_CHANGE) == 0) break; udelay(1); } } static inline u32 si_pif_phy0_rreg(struct amdgpu_device *adev, u32 reg) { unsigned long flags; u32 r; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff)); r = RREG32(EVERGREEN_PIF_PHY0_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); return r; } static inline void si_pif_phy0_wreg(struct amdgpu_device *adev, u32 reg, u32 v) { unsigned long flags; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(EVERGREEN_PIF_PHY0_INDEX, ((reg) & 0xffff)); WREG32(EVERGREEN_PIF_PHY0_DATA, (v)); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); } static inline u32 si_pif_phy1_rreg(struct amdgpu_device *adev, u32 reg) { unsigned long flags; u32 r; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff)); r = RREG32(EVERGREEN_PIF_PHY1_DATA); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); return r; } static inline void si_pif_phy1_wreg(struct amdgpu_device *adev, u32 reg, u32 v) { unsigned long flags; spin_lock_irqsave(&adev->pcie_idx_lock, flags); WREG32(EVERGREEN_PIF_PHY1_INDEX, ((reg) & 0xffff)); WREG32(EVERGREEN_PIF_PHY1_DATA, (v)); spin_unlock_irqrestore(&adev->pcie_idx_lock, flags); } static void si_program_aspm(struct amdgpu_device *adev) { u32 data, orig; bool disable_l0s = false, disable_l1 = false, disable_plloff_in_l1 = false; bool disable_clkreq = false; if (amdgpu_aspm == 0) return; if (adev->flags & AMD_IS_APU) return; orig = data = RREG32_PCIE_PORT(PCIE_LC_N_FTS_CNTL); data &= ~LC_XMIT_N_FTS_MASK; data |= LC_XMIT_N_FTS(0x24) | LC_XMIT_N_FTS_OVERRIDE_EN; if (orig != data) WREG32_PCIE_PORT(PCIE_LC_N_FTS_CNTL, data); orig = data = RREG32_PCIE_PORT(PCIE_LC_CNTL3); data |= LC_GO_TO_RECOVERY; if (orig != data) WREG32_PCIE_PORT(PCIE_LC_CNTL3, data); orig = data = RREG32_PCIE(PCIE_P_CNTL); data |= P_IGNORE_EDB_ERR; if (orig != data) WREG32_PCIE(PCIE_P_CNTL, data); orig = data = RREG32_PCIE_PORT(PCIE_LC_CNTL); data &= ~(LC_L0S_INACTIVITY_MASK | LC_L1_INACTIVITY_MASK); data |= LC_PMI_TO_L1_DIS; if (!disable_l0s) data |= LC_L0S_INACTIVITY(7); if (!disable_l1) { data |= LC_L1_INACTIVITY(7); data &= ~LC_PMI_TO_L1_DIS; if (orig != data) WREG32_PCIE_PORT(PCIE_LC_CNTL, data); if (!disable_plloff_in_l1) { bool clk_req_support; orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_0); data &= ~(PLL_POWER_STATE_IN_OFF_0_MASK | PLL_POWER_STATE_IN_TXS2_0_MASK); data |= PLL_POWER_STATE_IN_OFF_0(7) | PLL_POWER_STATE_IN_TXS2_0(7); if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_0, data); orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_1); data &= ~(PLL_POWER_STATE_IN_OFF_1_MASK | PLL_POWER_STATE_IN_TXS2_1_MASK); data |= PLL_POWER_STATE_IN_OFF_1(7) | PLL_POWER_STATE_IN_TXS2_1(7); if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_1, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_0); data &= ~(PLL_POWER_STATE_IN_OFF_0_MASK | PLL_POWER_STATE_IN_TXS2_0_MASK); data |= PLL_POWER_STATE_IN_OFF_0(7) | PLL_POWER_STATE_IN_TXS2_0(7); if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_0, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_1); data &= ~(PLL_POWER_STATE_IN_OFF_1_MASK | PLL_POWER_STATE_IN_TXS2_1_MASK); data |= PLL_POWER_STATE_IN_OFF_1(7) | PLL_POWER_STATE_IN_TXS2_1(7); if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_1, data); if ((adev->family != CHIP_OLAND) && (adev->family != CHIP_HAINAN)) { orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_0); data &= ~PLL_RAMP_UP_TIME_0_MASK; if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_0, data); orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_1); data &= ~PLL_RAMP_UP_TIME_1_MASK; if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_1, data); orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_2); data &= ~PLL_RAMP_UP_TIME_2_MASK; if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_2, data); orig = data = si_pif_phy0_rreg(adev,PB0_PIF_PWRDOWN_3); data &= ~PLL_RAMP_UP_TIME_3_MASK; if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_PWRDOWN_3, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_0); data &= ~PLL_RAMP_UP_TIME_0_MASK; if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_0, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_1); data &= ~PLL_RAMP_UP_TIME_1_MASK; if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_1, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_2); data &= ~PLL_RAMP_UP_TIME_2_MASK; if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_2, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_PWRDOWN_3); data &= ~PLL_RAMP_UP_TIME_3_MASK; if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_PWRDOWN_3, data); } orig = data = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL); data &= ~LC_DYN_LANES_PWR_STATE_MASK; data |= LC_DYN_LANES_PWR_STATE(3); if (orig != data) WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, data); orig = data = si_pif_phy0_rreg(adev,PB0_PIF_CNTL); data &= ~LS2_EXIT_TIME_MASK; if ((adev->family == CHIP_OLAND) || (adev->family == CHIP_HAINAN)) data |= LS2_EXIT_TIME(5); if (orig != data) si_pif_phy0_wreg(adev,PB0_PIF_CNTL, data); orig = data = si_pif_phy1_rreg(adev,PB1_PIF_CNTL); data &= ~LS2_EXIT_TIME_MASK; if ((adev->family == CHIP_OLAND) || (adev->family == CHIP_HAINAN)) data |= LS2_EXIT_TIME(5); if (orig != data) si_pif_phy1_wreg(adev,PB1_PIF_CNTL, data); if (!disable_clkreq && !pci_is_root_bus(adev->pdev->bus)) { struct pci_dev *root = adev->pdev->bus->self; u32 lnkcap; clk_req_support = false; pcie_capability_read_dword(root, PCI_EXP_LNKCAP, &lnkcap); if (lnkcap & PCI_EXP_LNKCAP_CLKPM) clk_req_support = true; } else { clk_req_support = false; } if (clk_req_support) { orig = data = RREG32_PCIE_PORT(PCIE_LC_CNTL2); data |= LC_ALLOW_PDWN_IN_L1 | LC_ALLOW_PDWN_IN_L23; if (orig != data) WREG32_PCIE_PORT(PCIE_LC_CNTL2, data); orig = data = RREG32(THM_CLK_CNTL); data &= ~(CMON_CLK_SEL_MASK | TMON_CLK_SEL_MASK); data |= CMON_CLK_SEL(1) | TMON_CLK_SEL(1); if (orig != data) WREG32(THM_CLK_CNTL, data); orig = data = RREG32(MISC_CLK_CNTL); data &= ~(DEEP_SLEEP_CLK_SEL_MASK | ZCLK_SEL_MASK); data |= DEEP_SLEEP_CLK_SEL(1) | ZCLK_SEL(1); if (orig != data) WREG32(MISC_CLK_CNTL, data); orig = data = RREG32(CG_CLKPIN_CNTL); data &= ~BCLK_AS_XCLK; if (orig != data) WREG32(CG_CLKPIN_CNTL, data); orig = data = RREG32(CG_CLKPIN_CNTL_2); data &= ~FORCE_BIF_REFCLK_EN; if (orig != data) WREG32(CG_CLKPIN_CNTL_2, data); orig = data = RREG32(MPLL_BYPASSCLK_SEL); data &= ~MPLL_CLKOUT_SEL_MASK; data |= MPLL_CLKOUT_SEL(4); if (orig != data) WREG32(MPLL_BYPASSCLK_SEL, data); orig = data = RREG32(SPLL_CNTL_MODE); data &= ~SPLL_REFCLK_SEL_MASK; if (orig != data) WREG32(SPLL_CNTL_MODE, data); } } } else { if (orig != data) WREG32_PCIE_PORT(PCIE_LC_CNTL, data); } orig = data = RREG32_PCIE(PCIE_CNTL2); data |= SLV_MEM_LS_EN | MST_MEM_LS_EN | REPLAY_MEM_LS_EN; if (orig != data) WREG32_PCIE(PCIE_CNTL2, data); if (!disable_l0s) { data = RREG32_PCIE_PORT(PCIE_LC_N_FTS_CNTL); if((data & LC_N_FTS_MASK) == LC_N_FTS_MASK) { data = RREG32_PCIE(PCIE_LC_STATUS1); if ((data & LC_REVERSE_XMIT) && (data & LC_REVERSE_RCVR)) { orig = data = RREG32_PCIE_PORT(PCIE_LC_CNTL); data &= ~LC_L0S_INACTIVITY_MASK; if (orig != data) WREG32_PCIE_PORT(PCIE_LC_CNTL, data); } } } } static void si_fix_pci_max_read_req_size(struct amdgpu_device *adev) { int readrq; u16 v; readrq = pcie_get_readrq(adev->pdev); v = ffs(readrq) - 8; if ((v == 0) || (v == 6) || (v == 7)) pcie_set_readrq(adev->pdev, 512); } static int si_common_hw_init(void *handle) { struct amdgpu_device *adev = (struct amdgpu_device *)handle; si_fix_pci_max_read_req_size(adev); si_init_golden_registers(adev); si_pcie_gen3_enable(adev); si_program_aspm(adev); return 0; } static int si_common_hw_fini(void *handle) { return 0; } static int si_common_suspend(void *handle) { struct amdgpu_device *adev = (struct amdgpu_device *)handle; return si_common_hw_fini(adev); } static int si_common_resume(void *handle) { struct amdgpu_device *adev = (struct amdgpu_device *)handle; return si_common_hw_init(adev); } static bool si_common_is_idle(void *handle) { return true; } static int si_common_wait_for_idle(void *handle) { return 0; } static int si_common_soft_reset(void *handle) { return 0; } static int si_common_set_clockgating_state(void *handle, enum amd_clockgating_state state) { return 0; } static int si_common_set_powergating_state(void *handle, enum amd_powergating_state state) { return 0; } static const struct amd_ip_funcs si_common_ip_funcs = { .name = "si_common", .early_init = si_common_early_init, .late_init = NULL, .sw_init = si_common_sw_init, .sw_fini = si_common_sw_fini, .hw_init = si_common_hw_init, .hw_fini = si_common_hw_fini, .suspend = si_common_suspend, .resume = si_common_resume, .is_idle = si_common_is_idle, .wait_for_idle = si_common_wait_for_idle, .soft_reset = si_common_soft_reset, .set_clockgating_state = si_common_set_clockgating_state, .set_powergating_state = si_common_set_powergating_state, }; static const struct amdgpu_ip_block_version si_common_ip_block = { .type = AMD_IP_BLOCK_TYPE_COMMON, .major = 1, .minor = 0, .rev = 0, .funcs = &si_common_ip_funcs, }; int si_set_ip_blocks(struct amdgpu_device *adev) { switch (adev->asic_type) { case CHIP_VERDE: case CHIP_TAHITI: case CHIP_PITCAIRN: amdgpu_ip_block_add(adev, &si_common_ip_block); amdgpu_ip_block_add(adev, &gmc_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_ih_ip_block); amdgpu_ip_block_add(adev, &amdgpu_pp_ip_block); if (adev->enable_virtual_display) amdgpu_ip_block_add(adev, &dce_virtual_ip_block); else amdgpu_ip_block_add(adev, &dce_v6_0_ip_block); amdgpu_ip_block_add(adev, &gfx_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_dma_ip_block); /* amdgpu_ip_block_add(adev, &uvd_v3_1_ip_block); */ /* amdgpu_ip_block_add(adev, &vce_v1_0_ip_block); */ break; case CHIP_OLAND: amdgpu_ip_block_add(adev, &si_common_ip_block); amdgpu_ip_block_add(adev, &gmc_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_ih_ip_block); amdgpu_ip_block_add(adev, &amdgpu_pp_ip_block); if (adev->enable_virtual_display) amdgpu_ip_block_add(adev, &dce_virtual_ip_block); else amdgpu_ip_block_add(adev, &dce_v6_4_ip_block); amdgpu_ip_block_add(adev, &gfx_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_dma_ip_block); /* amdgpu_ip_block_add(adev, &uvd_v3_1_ip_block); */ /* amdgpu_ip_block_add(adev, &vce_v1_0_ip_block); */ break; case CHIP_HAINAN: amdgpu_ip_block_add(adev, &si_common_ip_block); amdgpu_ip_block_add(adev, &gmc_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_ih_ip_block); amdgpu_ip_block_add(adev, &amdgpu_pp_ip_block); if (adev->enable_virtual_display) amdgpu_ip_block_add(adev, &dce_virtual_ip_block); amdgpu_ip_block_add(adev, &gfx_v6_0_ip_block); amdgpu_ip_block_add(adev, &si_dma_ip_block); break; default: BUG(); } return 0; }
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
You can’t perform that action at this time.