Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
b62168e
Documentation
LICENSES
arch
alpha
arc
arm
boot
common
configs
crypto
include
kernel
lib
mach-actions
mach-alpine
mach-artpec
mach-asm9260
mach-aspeed
mach-at91
mach-axxia
mach-bcm
mach-berlin
mach-clps711x
mach-cns3xxx
mach-davinci
mach-digicolor
mach-dove
mach-ebsa110
mach-efm32
mach-ep93xx
mach-exynos
mach-footbridge
mach-gemini
mach-highbank
mach-hisi
mach-imx
mach-integrator
mach-iop32x
mach-ixp4xx
mach-keystone
mach-lpc18xx
mach-lpc32xx
mach-mediatek
mach-meson
mach-milbeaut
mach-mmp
mach-moxart
mach-mstar
mach-mv78xx0
mach-mvebu
mach-mxs
mach-nomadik
mach-npcm
mach-nspire
mach-omap1
mach-omap2
include
.gitignore
Kconfig
Makefile
am33xx-restart.c
am33xx.h
board-generic.c
board-n8x0.c
clkt2xxx_dpll.c
clkt2xxx_dpllcore.c
clkt2xxx_virt_prcm_set.c
clock.c
clock.h
clock2xxx.h
clock3xxx.h
clockdomain.c
clockdomain.h
clockdomains2420_data.c
clockdomains2430_data.c
clockdomains2xxx_3xxx_data.c
clockdomains33xx_data.c
clockdomains3xxx_data.c
clockdomains43xx_data.c
clockdomains44xx_data.c
clockdomains54xx_data.c
clockdomains7xx_data.c
clockdomains81xx_data.c
cm-regbits-24xx.h
cm-regbits-33xx.h
cm-regbits-34xx.h
cm-regbits-44xx.h
cm-regbits-54xx.h
cm-regbits-7xx.h
cm.h
cm1_44xx.h
cm1_54xx.h
cm1_7xx.h
cm2_44xx.h
cm2_54xx.h
cm2_7xx.h
cm2xxx.c
cm2xxx.h
cm2xxx_3xxx.h
cm33xx.c
cm33xx.h
cm3xxx.c
cm3xxx.h
cm44xx.h
cm81xx.h
cm_common.c
cminst44xx.c
common-board-devices.h
common.c
common.h
control.c
control.h
cpuidle34xx.c
cpuidle44xx.c
ctrl_module_wkup_44xx.h
devices.c
display.c
display.h
dma.c
fb.c
gpmc.h
hdq1w.c
hdq1w.h
i2c.c
i2c.h
id.c
id.h
io.c
iomap.h
l3_2xxx.h
l3_3xxx.h
l4_2xxx.h
l4_3xxx.h
mcbsp.c
mmc.h
msdi.c
omap-headsmp.S
omap-hotplug.c
omap-iommu.c
omap-mpuss-lowpower.c
omap-secure.c
omap-secure.h
omap-smc.S
omap-smp.c
omap-wakeupgen.c
omap-wakeupgen.h
omap2-restart.c
omap24xx.h
omap3-restart.c
omap34xx.h
omap4-common.c
omap4-restart.c
omap4-sar-layout.h
omap44xx.h
omap54xx.h
omap_device.c
omap_device.h
omap_hwmod.c
omap_hwmod.h
omap_hwmod_2420_data.c
omap_hwmod_2430_data.c
omap_hwmod_2xxx_3xxx_ipblock_data.c
omap_hwmod_2xxx_interconnect_data.c
omap_hwmod_2xxx_ipblock_data.c
omap_hwmod_3xxx_data.c
omap_hwmod_44xx_data.c
omap_hwmod_54xx_data.c
omap_hwmod_7xx_data.c
omap_hwmod_81xx_data.c
omap_hwmod_common_data.c
omap_hwmod_common_data.h
omap_hwmod_common_ipblock_data.c
omap_hwmod_reset.c
omap_opp_data.h
omap_phy_internal.c
omap_twl.c
opp2420_data.c
opp2430_data.c
opp2xxx.h
opp3xxx_data.c
opp4xxx_data.c
pdata-quirks.c
pm-asm-offsets.c
pm-debug.c
pm.c
pm.h
pm24xx.c
pm33xx-core.c
pm34xx.c
pm44xx.c
pmic-cpcap.c
powerdomain-common.c
powerdomain.c
powerdomain.h
powerdomains2xxx_3xxx_data.c
powerdomains2xxx_3xxx_data.h
powerdomains2xxx_data.c
powerdomains33xx_data.c
powerdomains3xxx_data.c
powerdomains43xx_data.c
powerdomains44xx_data.c
powerdomains54xx_data.c
powerdomains7xx_data.c
prcm-common.h
prcm43xx.h
prcm44xx.h
prcm_mpu44xx.c
prcm_mpu44xx.h
prcm_mpu54xx.h
prcm_mpu7xx.h
prcm_mpu_44xx_54xx.h
prm-regbits-24xx.h
prm-regbits-33xx.h
prm-regbits-34xx.h
prm-regbits-44xx.h
prm.h
prm2xxx.c
prm2xxx.h
prm2xxx_3xxx.c
prm2xxx_3xxx.h
prm33xx.c
prm33xx.h
prm3xxx.c
prm3xxx.h
prm44xx.c
prm44xx.h
prm44xx_54xx.h
prm54xx.h
prm7xx.h
prm_common.c
prminst44xx.c
prminst44xx.h
scrm44xx.h
scrm54xx.h
sdrc.c
sdrc.h
sdrc2xxx.c
serial.h
sleep24xx.S
sleep33xx.S
sleep34xx.S
sleep43xx.S
sleep44xx.S
smartreflex-class3.c
soc.h
sr_device.c
sram.c
sram.h
sram242x.S
sram243x.S
ti81xx-restart.c
ti81xx.h
timer.c
usb-tusb6010.c
usb.h
vc.c
vc.h
vc3xxx_data.c
vc44xx_data.c
voltage.c
voltage.h
voltagedomains2xxx_data.c
voltagedomains3xxx_data.c
voltagedomains44xx_data.c
voltagedomains54xx_data.c
vp.c
vp.h
vp3xxx_data.c
vp44xx_data.c
wd_timer.c
wd_timer.h
mach-orion5x
mach-oxnas
mach-picoxcell
mach-prima2
mach-pxa
mach-qcom
mach-rda
mach-realtek
mach-realview
mach-rockchip
mach-rpc
mach-s3c
mach-s5pv210
mach-sa1100
mach-shmobile
mach-socfpga
mach-spear
mach-sti
mach-stm32
mach-sunxi
mach-tango
mach-tegra
mach-u300
mach-uniphier
mach-ux500
mach-versatile
mach-vexpress
mach-vt8500
mach-zx
mach-zynq
mm
net
nwfpe
oprofile
plat-omap
plat-orion
plat-pxa
plat-versatile
probes
tools
vdso
vfp
xen
Kbuild
Kconfig
Kconfig-nommu
Kconfig.assembler
Kconfig.debug
Makefile
arm64
c6x
csky
h8300
hexagon
ia64
m68k
microblaze
mips
nds32
nios2
openrisc
parisc
powerpc
riscv
s390
sh
sparc
um
x86
xtensa
.gitignore
Kconfig
block
certs
crypto
drivers
fs
include
init
ipc
kernel
lib
mm
net
samples
scripts
security
sound
tools
usr
virt
.clang-format
.cocciconfig
.get_maintainer.ignore
.gitattributes
.gitignore
.mailmap
COPYING
CREDITS
Kbuild
Kconfig
MAINTAINERS
Makefile
README
Breadcrumbs
linux
/
arch
/
arm
/
mach-omap2
/
pdata-quirks.c
Blame
Blame
Latest commit
History
History
598 lines (513 loc) · 16.2 KB
Breadcrumbs
linux
/
arch
/
arm
/
mach-omap2
/
pdata-quirks.c
Top
File metadata and controls
Code
Blame
598 lines (513 loc) · 16.2 KB
Raw
// SPDX-License-Identifier: GPL-2.0-only /* * Legacy platform_data quirks * * Copyright (C) 2013 Texas Instruments */ #include <linux/clk.h> #include <linux/davinci_emac.h> #include <linux/gpio.h> #include <linux/init.h> #include <linux/kernel.h> #include <linux/of_platform.h> #include <linux/wl12xx.h> #include <linux/mmc/card.h> #include <linux/mmc/host.h> #include <linux/power/smartreflex.h> #include <linux/regulator/machine.h> #include <linux/regulator/fixed.h> #include <linux/platform_data/pinctrl-single.h> #include <linux/platform_data/hsmmc-omap.h> #include <linux/platform_data/iommu-omap.h> #include <linux/platform_data/ti-sysc.h> #include <linux/platform_data/wkup_m3.h> #include <linux/platform_data/asoc-ti-mcbsp.h> #include <linux/platform_data/ti-prm.h> #include "clockdomain.h" #include "common.h" #include "common-board-devices.h" #include "control.h" #include "omap_device.h" #include "omap-secure.h" #include "soc.h" static struct omap_hsmmc_platform_data __maybe_unused mmc_pdata[2]; struct pdata_init { const char *compatible; void (*fn)(void); }; static struct of_dev_auxdata omap_auxdata_lookup[]; static struct twl4030_gpio_platform_data twl_gpio_auxdata; #if IS_ENABLED(CONFIG_OMAP_IOMMU) int omap_iommu_set_pwrdm_constraint(struct platform_device *pdev, bool request, u8 *pwrst); #else static inline int omap_iommu_set_pwrdm_constraint(struct platform_device *pdev, bool request, u8 *pwrst) { return 0; } #endif #ifdef CONFIG_MACH_NOKIA_N8X0 static void __init omap2420_n8x0_legacy_init(void) { omap_auxdata_lookup[0].platform_data = n8x0_legacy_init(); } #else #define omap2420_n8x0_legacy_init NULL #endif #ifdef CONFIG_ARCH_OMAP3 /* * Configures GPIOs 126, 127 and 129 to 1.8V mode instead of 3.0V * mode for MMC1 in case bootloader did not configure things. * Note that if the pins are used for MMC1, pbias-regulator * manages the IO voltage. */ static void __init omap3_gpio126_127_129(void) { u32 reg; reg = omap_ctrl_readl(OMAP343X_CONTROL_PBIAS_LITE); reg &= ~OMAP343X_PBIASLITEVMODE1; reg |= OMAP343X_PBIASLITEPWRDNZ1; omap_ctrl_writel(reg, OMAP343X_CONTROL_PBIAS_LITE); if (cpu_is_omap3630()) { reg = omap_ctrl_readl(OMAP34XX_CONTROL_WKUP_CTRL); reg |= OMAP36XX_GPIO_IO_PWRDNZ; omap_ctrl_writel(reg, OMAP34XX_CONTROL_WKUP_CTRL); } } static void __init hsmmc2_internal_input_clk(void) { u32 reg; reg = omap_ctrl_readl(OMAP343X_CONTROL_DEVCONF1); reg |= OMAP2_MMCSDIO2ADPCLKISEL; omap_ctrl_writel(reg, OMAP343X_CONTROL_DEVCONF1); } #ifdef CONFIG_OMAP_HWMOD static struct iommu_platform_data omap3_iommu_pdata = { .reset_name = "mmu", .assert_reset = omap_device_assert_hardreset, .deassert_reset = omap_device_deassert_hardreset, .device_enable = omap_device_enable, .device_idle = omap_device_idle, }; static struct iommu_platform_data omap3_iommu_isp_pdata = { .device_enable = omap_device_enable, .device_idle = omap_device_idle, }; #endif static int omap3_sbc_t3730_twl_callback(struct device *dev, unsigned gpio, unsigned ngpio) { int res; res = gpio_request_one(gpio + 2, GPIOF_OUT_INIT_HIGH, "wlan pwr"); if (res) return res; gpio_export(gpio, 0); return 0; } static void __init omap3_sbc_t3x_usb_hub_init(int gpio, char *hub_name) { int err = gpio_request_one(gpio, GPIOF_OUT_INIT_LOW, hub_name); if (err) { pr_err("SBC-T3x: %s reset gpio request failed: %d\n", hub_name, err); return; } gpio_export(gpio, 0); udelay(10); gpio_set_value(gpio, 1); msleep(1); } static void __init omap3_sbc_t3730_twl_init(void) { twl_gpio_auxdata.setup = omap3_sbc_t3730_twl_callback; } static void __init omap3_sbc_t3730_legacy_init(void) { omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub"); } static void __init omap3_sbc_t3530_legacy_init(void) { omap3_sbc_t3x_usb_hub_init(167, "sb-t35 usb hub"); } static void __init omap3_evm_legacy_init(void) { hsmmc2_internal_input_clk(); } static void am35xx_enable_emac_int(void) { u32 v; v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR | AM35XX_CPGMAC_C0_MISC_PULSE_CLR | AM35XX_CPGMAC_C0_RX_THRESH_CLR); omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR); omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */ } static void am35xx_disable_emac_int(void) { u32 v; v = omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); v |= (AM35XX_CPGMAC_C0_RX_PULSE_CLR | AM35XX_CPGMAC_C0_TX_PULSE_CLR); omap_ctrl_writel(v, AM35XX_CONTROL_LVL_INTR_CLEAR); omap_ctrl_readl(AM35XX_CONTROL_LVL_INTR_CLEAR); /* OCP barrier */ } static struct emac_platform_data am35xx_emac_pdata = { .interrupt_enable = am35xx_enable_emac_int, .interrupt_disable = am35xx_disable_emac_int, }; static void __init am35xx_emac_reset(void) { u32 v; v = omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); v &= ~AM35XX_CPGMACSS_SW_RST; omap_ctrl_writel(v, AM35XX_CONTROL_IP_SW_RESET); omap_ctrl_readl(AM35XX_CONTROL_IP_SW_RESET); /* OCP barrier */ } static struct gpio cm_t3517_wlan_gpios[] __initdata = { { 56, GPIOF_OUT_INIT_HIGH, "wlan pwr" }, { 4, GPIOF_OUT_INIT_HIGH, "xcvr noe" }, }; static void __init omap3_sbc_t3517_wifi_init(void) { int err = gpio_request_array(cm_t3517_wlan_gpios, ARRAY_SIZE(cm_t3517_wlan_gpios)); if (err) { pr_err("SBC-T3517: wl12xx gpios request failed: %d\n", err); return; } gpio_export(cm_t3517_wlan_gpios[0].gpio, 0); gpio_export(cm_t3517_wlan_gpios[1].gpio, 0); msleep(100); gpio_set_value(cm_t3517_wlan_gpios[1].gpio, 0); } static void __init omap3_sbc_t3517_legacy_init(void) { omap3_sbc_t3x_usb_hub_init(152, "cm-t3517 usb hub"); omap3_sbc_t3x_usb_hub_init(98, "sb-t35 usb hub"); am35xx_emac_reset(); hsmmc2_internal_input_clk(); omap3_sbc_t3517_wifi_init(); } static void __init am3517_evm_legacy_init(void) { am35xx_emac_reset(); } static void __init nokia_n900_legacy_init(void) { hsmmc2_internal_input_clk(); mmc_pdata[0].name = "external"; mmc_pdata[1].name = "internal"; if (omap_type() != OMAP2_DEVICE_TYPE_GP) { if (IS_ENABLED(CONFIG_ARM_ERRATA_430973)) { pr_info("RX-51: Enabling ARM errata 430973 workaround\n"); /* set IBE to 1 */ rx51_secure_update_aux_cr(BIT(6), 0); } else { pr_warn("RX-51: Not enabling ARM errata 430973 workaround\n"); pr_warn("Thumb binaries may crash randomly without this workaround\n"); } } } static void __init omap3_tao3530_legacy_init(void) { hsmmc2_internal_input_clk(); } static void __init omap3_logicpd_torpedo_init(void) { omap3_gpio126_127_129(); } /* omap3pandora legacy devices */ static struct platform_device pandora_backlight = { .name = "pandora-backlight", .id = -1, }; static void __init omap3_pandora_legacy_init(void) { platform_device_register(&pandora_backlight); } #endif /* CONFIG_ARCH_OMAP3 */ #ifdef CONFIG_SOC_OMAP5 static void __init omap5_uevm_legacy_init(void) { } #endif #ifdef CONFIG_SOC_DRA7XX static struct iommu_platform_data dra7_ipu1_dsp_iommu_pdata = { .set_pwrdm_constraint = omap_iommu_set_pwrdm_constraint, }; static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc1; static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc2; static struct omap_hsmmc_platform_data dra7_hsmmc_data_mmc3; static void __init dra7x_evm_mmc_quirk(void) { if (omap_rev() == DRA752_REV_ES1_1 || omap_rev() == DRA752_REV_ES1_0) { dra7_hsmmc_data_mmc1.version = "rev11"; dra7_hsmmc_data_mmc1.max_freq = 96000000; dra7_hsmmc_data_mmc2.version = "rev11"; dra7_hsmmc_data_mmc2.max_freq = 48000000; dra7_hsmmc_data_mmc3.version = "rev11"; dra7_hsmmc_data_mmc3.max_freq = 48000000; } } #endif static struct clockdomain *ti_sysc_find_one_clockdomain(struct clk *clk) { struct clk_hw *hw = __clk_get_hw(clk); struct clockdomain *clkdm = NULL; struct clk_hw_omap *hwclk; hwclk = to_clk_hw_omap(hw); if (!omap2_clk_is_hw_omap(hw)) return NULL; if (hwclk && hwclk->clkdm_name) clkdm = clkdm_lookup(hwclk->clkdm_name); return clkdm; } /** * ti_sysc_clkdm_init - find clockdomain based on clock * @fck: device functional clock * @ick: device interface clock * @dev: struct device * * Populate clockdomain based on clock. It is needed for * clkdm_deny_idle() and clkdm_allow_idle() for blocking clockdomain * clockdomain idle during reset, enable and idle. * * Note that we assume interconnect driver manages the clocks * and do not need to populate oh->_clk for dynamically * allocated modules. */ static int ti_sysc_clkdm_init(struct device *dev, struct clk *fck, struct clk *ick, struct ti_sysc_cookie *cookie) { if (!IS_ERR(fck)) cookie->clkdm = ti_sysc_find_one_clockdomain(fck); if (cookie->clkdm) return 0; if (!IS_ERR(ick)) cookie->clkdm = ti_sysc_find_one_clockdomain(ick); if (cookie->clkdm) return 0; return -ENODEV; } static void ti_sysc_clkdm_deny_idle(struct device *dev, const struct ti_sysc_cookie *cookie) { if (cookie->clkdm) clkdm_deny_idle(cookie->clkdm); } static void ti_sysc_clkdm_allow_idle(struct device *dev, const struct ti_sysc_cookie *cookie) { if (cookie->clkdm) clkdm_allow_idle(cookie->clkdm); } #ifdef CONFIG_OMAP_HWMOD static int ti_sysc_enable_module(struct device *dev, const struct ti_sysc_cookie *cookie) { if (!cookie->data) return -EINVAL; return omap_hwmod_enable(cookie->data); } static int ti_sysc_idle_module(struct device *dev, const struct ti_sysc_cookie *cookie) { if (!cookie->data) return -EINVAL; return omap_hwmod_idle(cookie->data); } static int ti_sysc_shutdown_module(struct device *dev, const struct ti_sysc_cookie *cookie) { if (!cookie->data) return -EINVAL; return omap_hwmod_shutdown(cookie->data); } #endif /* CONFIG_OMAP_HWMOD */ static bool ti_sysc_soc_type_gp(void) { return omap_type() == OMAP2_DEVICE_TYPE_GP; } static struct of_dev_auxdata omap_auxdata_lookup[]; static struct ti_sysc_platform_data ti_sysc_pdata = { .auxdata = omap_auxdata_lookup, .soc_type_gp = ti_sysc_soc_type_gp, .init_clockdomain = ti_sysc_clkdm_init, .clkdm_deny_idle = ti_sysc_clkdm_deny_idle, .clkdm_allow_idle = ti_sysc_clkdm_allow_idle, #ifdef CONFIG_OMAP_HWMOD .init_module = omap_hwmod_init_module, .enable_module = ti_sysc_enable_module, .idle_module = ti_sysc_idle_module, .shutdown_module = ti_sysc_shutdown_module, #endif }; static struct pcs_pdata pcs_pdata; void omap_pcs_legacy_init(int irq, void (*rearm)(void)) { pcs_pdata.irq = irq; pcs_pdata.rearm = rearm; } static struct ti_prm_platform_data ti_prm_pdata = { .clkdm_deny_idle = clkdm_deny_idle, .clkdm_allow_idle = clkdm_allow_idle, .clkdm_lookup = clkdm_lookup, }; /* * GPIOs for TWL are initialized by the I2C bus and need custom * handing until DSS has device tree bindings. */ void omap_auxdata_legacy_init(struct device *dev) { if (dev->platform_data) return; if (strcmp("twl4030-gpio", dev_name(dev))) return; dev->platform_data = &twl_gpio_auxdata; } #if IS_ENABLED(CONFIG_SND_SOC_OMAP_MCBSP) static struct omap_mcbsp_platform_data mcbsp_pdata; static void __init omap3_mcbsp_init(void) { omap3_mcbsp_init_pdata_callback(&mcbsp_pdata); } #else static void __init omap3_mcbsp_init(void) {} #endif /* * Few boards still need auxdata populated before we populate * the dev entries in of_platform_populate(). */ static struct pdata_init auxdata_quirks[] __initdata = { #ifdef CONFIG_SOC_OMAP2420 { "nokia,n800", omap2420_n8x0_legacy_init, }, { "nokia,n810", omap2420_n8x0_legacy_init, }, { "nokia,n810-wimax", omap2420_n8x0_legacy_init, }, #endif #ifdef CONFIG_ARCH_OMAP3 { "compulab,omap3-sbc-t3730", omap3_sbc_t3730_twl_init, }, #endif { /* sentinel */ }, }; struct omap_sr_data __maybe_unused omap_sr_pdata[OMAP_SR_NR]; static struct of_dev_auxdata omap_auxdata_lookup[] = { #ifdef CONFIG_MACH_NOKIA_N8X0 OF_DEV_AUXDATA("ti,omap2420-mmc", 0x4809c000, "mmci-omap.0", NULL), OF_DEV_AUXDATA("menelaus", 0x72, "1-0072", &n8x0_menelaus_platform_data), OF_DEV_AUXDATA("tlv320aic3x", 0x18, "2-0018", &n810_aic33_data), #endif #ifdef CONFIG_ARCH_OMAP3 OF_DEV_AUXDATA("ti,omap2-iommu", 0x5d000000, "5d000000.mmu", &omap3_iommu_pdata), OF_DEV_AUXDATA("ti,omap2-iommu", 0x480bd400, "480bd400.mmu", &omap3_iommu_isp_pdata), OF_DEV_AUXDATA("ti,omap3-smartreflex-core", 0x480cb000, "480cb000.smartreflex", &omap_sr_pdata[OMAP_SR_CORE]), OF_DEV_AUXDATA("ti,omap3-smartreflex-mpu-iva", 0x480c9000, "480c9000.smartreflex", &omap_sr_pdata[OMAP_SR_MPU]), OF_DEV_AUXDATA("ti,omap3-hsmmc", 0x4809c000, "4809c000.mmc", &mmc_pdata[0]), OF_DEV_AUXDATA("ti,omap3-hsmmc", 0x480b4000, "480b4000.mmc", &mmc_pdata[1]), /* Only on am3517 */ OF_DEV_AUXDATA("ti,davinci_mdio", 0x5c030000, "davinci_mdio.0", NULL), OF_DEV_AUXDATA("ti,am3517-emac", 0x5c000000, "davinci_emac.0", &am35xx_emac_pdata), OF_DEV_AUXDATA("nokia,n900-rom-rng", 0, NULL, rx51_secure_rng_call), /* McBSP modules with sidetone core */ #if IS_ENABLED(CONFIG_SND_SOC_OMAP_MCBSP) OF_DEV_AUXDATA("ti,omap3-mcbsp", 0x49022000, "49022000.mcbsp", &mcbsp_pdata), OF_DEV_AUXDATA("ti,omap3-mcbsp", 0x49024000, "49024000.mcbsp", &mcbsp_pdata), #endif #endif #if defined(CONFIG_ARCH_OMAP4) || defined(CONFIG_SOC_OMAP5) OF_DEV_AUXDATA("ti,omap4-smartreflex-iva", 0x4a0db000, "4a0db000.smartreflex", &omap_sr_pdata[OMAP_SR_IVA]), OF_DEV_AUXDATA("ti,omap4-smartreflex-core", 0x4a0dd000, "4a0dd000.smartreflex", &omap_sr_pdata[OMAP_SR_CORE]), OF_DEV_AUXDATA("ti,omap4-smartreflex-mpu", 0x4a0d9000, "4a0d9000.smartreflex", &omap_sr_pdata[OMAP_SR_MPU]), #endif #ifdef CONFIG_SOC_DRA7XX OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x4809c000, "4809c000.mmc", &dra7_hsmmc_data_mmc1), OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x480b4000, "480b4000.mmc", &dra7_hsmmc_data_mmc2), OF_DEV_AUXDATA("ti,dra7-hsmmc", 0x480ad000, "480ad000.mmc", &dra7_hsmmc_data_mmc3), OF_DEV_AUXDATA("ti,dra7-dsp-iommu", 0x40d01000, "40d01000.mmu", &dra7_ipu1_dsp_iommu_pdata), OF_DEV_AUXDATA("ti,dra7-dsp-iommu", 0x41501000, "41501000.mmu", &dra7_ipu1_dsp_iommu_pdata), OF_DEV_AUXDATA("ti,dra7-iommu", 0x58882000, "58882000.mmu", &dra7_ipu1_dsp_iommu_pdata), #endif /* Common auxdata */ OF_DEV_AUXDATA("ti,sysc", 0, NULL, &ti_sysc_pdata), OF_DEV_AUXDATA("pinctrl-single", 0, NULL, &pcs_pdata), OF_DEV_AUXDATA("ti,omap-prm-inst", 0, NULL, &ti_prm_pdata), OF_DEV_AUXDATA("ti,omap-sdma", 0, NULL, &dma_plat_info), { /* sentinel */ }, }; /* * Few boards still need to initialize some legacy devices with * platform data until the drivers support device tree. */ static struct pdata_init pdata_quirks[] __initdata = { #ifdef CONFIG_ARCH_OMAP3 { "compulab,omap3-sbc-t3517", omap3_sbc_t3517_legacy_init, }, { "compulab,omap3-sbc-t3530", omap3_sbc_t3530_legacy_init, }, { "compulab,omap3-sbc-t3730", omap3_sbc_t3730_legacy_init, }, { "nokia,omap3-n900", nokia_n900_legacy_init, }, { "nokia,omap3-n9", hsmmc2_internal_input_clk, }, { "nokia,omap3-n950", hsmmc2_internal_input_clk, }, { "logicpd,dm3730-torpedo-devkit", omap3_logicpd_torpedo_init, }, { "ti,omap3-evm-37xx", omap3_evm_legacy_init, }, { "ti,am3517-evm", am3517_evm_legacy_init, }, { "technexion,omap3-tao3530", omap3_tao3530_legacy_init, }, { "openpandora,omap3-pandora-600mhz", omap3_pandora_legacy_init, }, { "openpandora,omap3-pandora-1ghz", omap3_pandora_legacy_init, }, #endif #ifdef CONFIG_SOC_OMAP5 { "ti,omap5-uevm", omap5_uevm_legacy_init, }, #endif #ifdef CONFIG_SOC_DRA7XX { "ti,dra7-evm", dra7x_evm_mmc_quirk, }, #endif { /* sentinel */ }, }; static void pdata_quirks_check(struct pdata_init *quirks) { while (quirks->compatible) { if (of_machine_is_compatible(quirks->compatible)) { if (quirks->fn) quirks->fn(); } quirks++; } } void __init pdata_quirks_init(const struct of_device_id *omap_dt_match_table) { struct device_node *np; /* * We still need this for omap2420 and omap3 PM to work, others are * using drivers/misc/sram.c already. */ if (of_machine_is_compatible("ti,omap2420") || of_machine_is_compatible("ti,omap3")) omap_sdrc_init(NULL, NULL); if (of_machine_is_compatible("ti,omap3")) omap3_mcbsp_init(); pdata_quirks_check(auxdata_quirks); /* Populate always-on PRCM in l4_wkup to probe l4_wkup */ np = of_find_node_by_name(NULL, "prcm"); if (!np) np = of_find_node_by_name(NULL, "prm"); if (np) of_platform_populate(np, omap_dt_match_table, omap_auxdata_lookup, NULL); of_platform_populate(NULL, omap_dt_match_table, omap_auxdata_lookup, NULL); pdata_quirks_check(pdata_quirks); }
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
You can’t perform that action at this time.