Skip to content
Navigation Menu
Toggle navigation
Sign in
In this repository
All GitHub Enterprise
↵
Jump to
↵
No suggested jump to results
In this repository
All GitHub Enterprise
↵
Jump to
↵
In this organization
All GitHub Enterprise
↵
Jump to
↵
In this repository
All GitHub Enterprise
↵
Jump to
↵
Sign in
Reseting focus
You signed in with another tab or window.
Reload
to refresh your session.
You signed out in another tab or window.
Reload
to refresh your session.
You switched accounts on another tab or window.
Reload
to refresh your session.
Dismiss alert
{{ message }}
mariux64
/
linux
Public
Notifications
You must be signed in to change notification settings
Fork
0
Star
0
Code
Issues
2
Pull requests
0
Actions
Projects
0
Wiki
Security
Insights
Additional navigation options
Code
Issues
Pull requests
Actions
Projects
Wiki
Security
Insights
Files
c0c682e
Documentation
LICENSES
arch
block
certs
crypto
drivers
accessibility
acpi
amba
android
ata
atm
auxdisplay
base
bcma
block
bluetooth
bus
cdrom
char
clk
clocksource
connector
counter
cpufreq
cpuidle
crypto
dax
dca
devfreq
dio
dma-buf
dma
edac
eisa
extcon
firewire
firmware
fpga
fsi
gnss
gpio
gpu
greybus
hid
hsi
hv
hwmon
hwspinlock
hwtracing
i2c
i3c
ide
idle
iio
infiniband
input
interconnect
iommu
ipack
irqchip
isdn
leds
lightnvm
macintosh
mailbox
mcb
md
media
memory
memstick
message
mfd
misc
mmc
most
mtd
mux
net
appletalk
arcnet
bonding
caif
can
dsa
ethernet
3com
8390
adaptec
aeroflex
agere
alacritech
allwinner
alteon
altera
amazon
amd
apm
apple
aquantia
arc
atheros
aurora
broadcom
brocade
cadence
calxeda
cavium
chelsio
cirrus
cisco
cortina
davicom
dec
dlink
emulex
ezchip
faraday
freescale
fujitsu
google
hisilicon
huawei
i825xx
ibm
intel
marvell
mediatek
mellanox
micrel
microchip
moxa
mscc
myricom
natsemi
neterion
netronome
ni
nvidia
nxp
oki-semi
packetengines
pasemi
pensando
ionic
Makefile
ionic.h
ionic_bus.h
ionic_bus_pci.c
ionic_debugfs.c
ionic_debugfs.h
ionic_dev.c
ionic_dev.h
ionic_devlink.c
ionic_devlink.h
ionic_ethtool.c
ionic_ethtool.h
ionic_fw.c
ionic_if.h
ionic_lif.c
ionic_lif.h
ionic_main.c
ionic_regs.h
ionic_rx_filter.c
ionic_rx_filter.h
ionic_stats.c
ionic_stats.h
ionic_txrx.c
ionic_txrx.h
Kconfig
Makefile
qlogic
qualcomm
rdc
realtek
renesas
rocker
samsung
seeq
sfc
sgi
silan
sis
smsc
socionext
stmicro
sun
synopsys
tehuti
ti
toshiba
tundra
via
wiznet
xilinx
xircom
xscale
Kconfig
Makefile
dnet.c
dnet.h
ec_bhf.c
ethoc.c
fealnx.c
jme.c
jme.h
korina.c
lantiq_etop.c
lantiq_xrx200.c
fddi
fjes
hamradio
hippi
hyperv
ieee802154
ipa
ipvlan
mdio
netdevsim
pcs
phy
plip
ppp
slip
team
usb
vmxnet3
wan
wireguard
wireless
xen-netback
Kconfig
LICENSE.SRC
Makefile
Space.c
bareudp.c
dummy.c
eql.c
geneve.c
gtp.c
ifb.c
loopback.c
macsec.c
macvlan.c
macvtap.c
mdio.c
mhi_net.c
mii.c
net_failover.c
netconsole.c
nlmon.c
ntb_netdev.c
rionet.c
sb1000.c
sungem_phy.c
tap.c
thunderbolt.c
tun.c
veth.c
virtio_net.c
vrf.c
vsockmon.c
vxlan.c
xen-netfront.c
nfc
ntb
nubus
nvdimm
nvme
nvmem
of
opp
oprofile
parisc
parport
pci
pcmcia
perf
phy
pinctrl
platform
pnp
power
powercap
pps
ps3
ptp
pwm
rapidio
ras
regulator
remoteproc
reset
rpmsg
rtc
s390
sbus
scsi
sfi
sh
siox
slimbus
soc
soundwire
spi
spmi
ssb
staging
target
tc
tee
thermal
thunderbolt
tty
uio
usb
vdpa
vfio
vhost
video
virt
virtio
visorbus
vlynq
vme
w1
watchdog
xen
zorro
Kconfig
Makefile
fs
include
init
ipc
kernel
lib
mm
net
samples
scripts
security
sound
tools
usr
virt
.clang-format
.cocciconfig
.get_maintainer.ignore
.gitattributes
.gitignore
.mailmap
COPYING
CREDITS
Kbuild
Kconfig
MAINTAINERS
Makefile
README
Breadcrumbs
linux
/
drivers
/
net
/
ethernet
/
pensando
/
ionic
/
ionic_main.c
Copy path
Blame
Blame
Latest commit
History
History
581 lines (492 loc) · 13.9 KB
Breadcrumbs
linux
/
drivers
/
net
/
ethernet
/
pensando
/
ionic
/
ionic_main.c
Top
File metadata and controls
Code
Blame
581 lines (492 loc) · 13.9 KB
Raw
// SPDX-License-Identifier: GPL-2.0 /* Copyright(c) 2017 - 2019 Pensando Systems, Inc */ #include <linux/printk.h> #include <linux/dynamic_debug.h> #include <linux/module.h> #include <linux/netdevice.h> #include <linux/utsname.h> #include <generated/utsrelease.h> #include "ionic.h" #include "ionic_bus.h" #include "ionic_lif.h" #include "ionic_debugfs.h" MODULE_DESCRIPTION(IONIC_DRV_DESCRIPTION); MODULE_AUTHOR("Pensando Systems, Inc"); MODULE_LICENSE("GPL"); static const char *ionic_error_to_str(enum ionic_status_code code) { switch (code) { case IONIC_RC_SUCCESS: return "IONIC_RC_SUCCESS"; case IONIC_RC_EVERSION: return "IONIC_RC_EVERSION"; case IONIC_RC_EOPCODE: return "IONIC_RC_EOPCODE"; case IONIC_RC_EIO: return "IONIC_RC_EIO"; case IONIC_RC_EPERM: return "IONIC_RC_EPERM"; case IONIC_RC_EQID: return "IONIC_RC_EQID"; case IONIC_RC_EQTYPE: return "IONIC_RC_EQTYPE"; case IONIC_RC_ENOENT: return "IONIC_RC_ENOENT"; case IONIC_RC_EINTR: return "IONIC_RC_EINTR"; case IONIC_RC_EAGAIN: return "IONIC_RC_EAGAIN"; case IONIC_RC_ENOMEM: return "IONIC_RC_ENOMEM"; case IONIC_RC_EFAULT: return "IONIC_RC_EFAULT"; case IONIC_RC_EBUSY: return "IONIC_RC_EBUSY"; case IONIC_RC_EEXIST: return "IONIC_RC_EEXIST"; case IONIC_RC_EINVAL: return "IONIC_RC_EINVAL"; case IONIC_RC_ENOSPC: return "IONIC_RC_ENOSPC"; case IONIC_RC_ERANGE: return "IONIC_RC_ERANGE"; case IONIC_RC_BAD_ADDR: return "IONIC_RC_BAD_ADDR"; case IONIC_RC_DEV_CMD: return "IONIC_RC_DEV_CMD"; case IONIC_RC_ENOSUPP: return "IONIC_RC_ENOSUPP"; case IONIC_RC_ERROR: return "IONIC_RC_ERROR"; case IONIC_RC_ERDMA: return "IONIC_RC_ERDMA"; case IONIC_RC_EBAD_FW: return "IONIC_RC_EBAD_FW"; default: return "IONIC_RC_UNKNOWN"; } } static int ionic_error_to_errno(enum ionic_status_code code) { switch (code) { case IONIC_RC_SUCCESS: return 0; case IONIC_RC_EVERSION: case IONIC_RC_EQTYPE: case IONIC_RC_EQID: case IONIC_RC_EINVAL: case IONIC_RC_ENOSUPP: return -EINVAL; case IONIC_RC_EPERM: return -EPERM; case IONIC_RC_ENOENT: return -ENOENT; case IONIC_RC_EAGAIN: return -EAGAIN; case IONIC_RC_ENOMEM: return -ENOMEM; case IONIC_RC_EFAULT: return -EFAULT; case IONIC_RC_EBUSY: return -EBUSY; case IONIC_RC_EEXIST: return -EEXIST; case IONIC_RC_ENOSPC: return -ENOSPC; case IONIC_RC_ERANGE: return -ERANGE; case IONIC_RC_BAD_ADDR: return -EFAULT; case IONIC_RC_EOPCODE: case IONIC_RC_EINTR: case IONIC_RC_DEV_CMD: case IONIC_RC_ERROR: case IONIC_RC_ERDMA: case IONIC_RC_EIO: default: return -EIO; } } static const char *ionic_opcode_to_str(enum ionic_cmd_opcode opcode) { switch (opcode) { case IONIC_CMD_NOP: return "IONIC_CMD_NOP"; case IONIC_CMD_INIT: return "IONIC_CMD_INIT"; case IONIC_CMD_RESET: return "IONIC_CMD_RESET"; case IONIC_CMD_IDENTIFY: return "IONIC_CMD_IDENTIFY"; case IONIC_CMD_GETATTR: return "IONIC_CMD_GETATTR"; case IONIC_CMD_SETATTR: return "IONIC_CMD_SETATTR"; case IONIC_CMD_PORT_IDENTIFY: return "IONIC_CMD_PORT_IDENTIFY"; case IONIC_CMD_PORT_INIT: return "IONIC_CMD_PORT_INIT"; case IONIC_CMD_PORT_RESET: return "IONIC_CMD_PORT_RESET"; case IONIC_CMD_PORT_GETATTR: return "IONIC_CMD_PORT_GETATTR"; case IONIC_CMD_PORT_SETATTR: return "IONIC_CMD_PORT_SETATTR"; case IONIC_CMD_LIF_INIT: return "IONIC_CMD_LIF_INIT"; case IONIC_CMD_LIF_RESET: return "IONIC_CMD_LIF_RESET"; case IONIC_CMD_LIF_IDENTIFY: return "IONIC_CMD_LIF_IDENTIFY"; case IONIC_CMD_LIF_SETATTR: return "IONIC_CMD_LIF_SETATTR"; case IONIC_CMD_LIF_GETATTR: return "IONIC_CMD_LIF_GETATTR"; case IONIC_CMD_RX_MODE_SET: return "IONIC_CMD_RX_MODE_SET"; case IONIC_CMD_RX_FILTER_ADD: return "IONIC_CMD_RX_FILTER_ADD"; case IONIC_CMD_RX_FILTER_DEL: return "IONIC_CMD_RX_FILTER_DEL"; case IONIC_CMD_Q_IDENTIFY: return "IONIC_CMD_Q_IDENTIFY"; case IONIC_CMD_Q_INIT: return "IONIC_CMD_Q_INIT"; case IONIC_CMD_Q_CONTROL: return "IONIC_CMD_Q_CONTROL"; case IONIC_CMD_RDMA_RESET_LIF: return "IONIC_CMD_RDMA_RESET_LIF"; case IONIC_CMD_RDMA_CREATE_EQ: return "IONIC_CMD_RDMA_CREATE_EQ"; case IONIC_CMD_RDMA_CREATE_CQ: return "IONIC_CMD_RDMA_CREATE_CQ"; case IONIC_CMD_RDMA_CREATE_ADMINQ: return "IONIC_CMD_RDMA_CREATE_ADMINQ"; case IONIC_CMD_FW_DOWNLOAD: return "IONIC_CMD_FW_DOWNLOAD"; case IONIC_CMD_FW_CONTROL: return "IONIC_CMD_FW_CONTROL"; case IONIC_CMD_FW_DOWNLOAD_V1: return "IONIC_CMD_FW_DOWNLOAD_V1"; case IONIC_CMD_FW_CONTROL_V1: return "IONIC_CMD_FW_CONTROL_V1"; case IONIC_CMD_VF_GETATTR: return "IONIC_CMD_VF_GETATTR"; case IONIC_CMD_VF_SETATTR: return "IONIC_CMD_VF_SETATTR"; default: return "DEVCMD_UNKNOWN"; } } static void ionic_adminq_flush(struct ionic_lif *lif) { struct ionic_queue *q = &lif->adminqcq->q; struct ionic_desc_info *desc_info; spin_lock(&lif->adminq_lock); while (q->tail_idx != q->head_idx) { desc_info = &q->info[q->tail_idx]; memset(desc_info->desc, 0, sizeof(union ionic_adminq_cmd)); desc_info->cb = NULL; desc_info->cb_arg = NULL; q->tail_idx = (q->tail_idx + 1) & (q->num_descs - 1); } spin_unlock(&lif->adminq_lock); } static int ionic_adminq_check_err(struct ionic_lif *lif, struct ionic_admin_ctx *ctx, bool timeout) { struct net_device *netdev = lif->netdev; const char *opcode_str; const char *status_str; int err = 0; if (ctx->comp.comp.status || timeout) { opcode_str = ionic_opcode_to_str(ctx->cmd.cmd.opcode); status_str = ionic_error_to_str(ctx->comp.comp.status); err = timeout ? -ETIMEDOUT : ionic_error_to_errno(ctx->comp.comp.status); netdev_err(netdev, "%s (%d) failed: %s (%d)\n", opcode_str, ctx->cmd.cmd.opcode, timeout ? "TIMEOUT" : status_str, err); if (timeout) ionic_adminq_flush(lif); } return err; } static void ionic_adminq_cb(struct ionic_queue *q, struct ionic_desc_info *desc_info, struct ionic_cq_info *cq_info, void *cb_arg) { struct ionic_admin_ctx *ctx = cb_arg; struct ionic_admin_comp *comp; struct device *dev; if (!ctx) return; comp = cq_info->cq_desc; dev = &q->lif->netdev->dev; memcpy(&ctx->comp, comp, sizeof(*comp)); dev_dbg(dev, "comp admin queue command:\n"); dynamic_hex_dump("comp ", DUMP_PREFIX_OFFSET, 16, 1, &ctx->comp, sizeof(ctx->comp), true); complete_all(&ctx->work); } static int ionic_adminq_post(struct ionic_lif *lif, struct ionic_admin_ctx *ctx) { struct ionic_desc_info *desc_info; struct ionic_queue *q; int err = 0; if (!lif->adminqcq) return -EIO; q = &lif->adminqcq->q; spin_lock(&lif->adminq_lock); if (!ionic_q_has_space(q, 1)) { err = -ENOSPC; goto err_out; } err = ionic_heartbeat_check(lif->ionic); if (err) goto err_out; desc_info = &q->info[q->head_idx]; memcpy(desc_info->desc, &ctx->cmd, sizeof(ctx->cmd)); dev_dbg(&lif->netdev->dev, "post admin queue command:\n"); dynamic_hex_dump("cmd ", DUMP_PREFIX_OFFSET, 16, 1, &ctx->cmd, sizeof(ctx->cmd), true); ionic_q_post(q, true, ionic_adminq_cb, ctx); err_out: spin_unlock(&lif->adminq_lock); return err; } int ionic_adminq_post_wait(struct ionic_lif *lif, struct ionic_admin_ctx *ctx) { struct net_device *netdev = lif->netdev; unsigned long remaining; const char *name; int err; err = ionic_adminq_post(lif, ctx); if (err) { if (!test_bit(IONIC_LIF_F_FW_RESET, lif->state)) { name = ionic_opcode_to_str(ctx->cmd.cmd.opcode); netdev_err(netdev, "Posting of %s (%d) failed: %d\n", name, ctx->cmd.cmd.opcode, err); } return err; } remaining = wait_for_completion_timeout(&ctx->work, HZ * (ulong)DEVCMD_TIMEOUT); return ionic_adminq_check_err(lif, ctx, (remaining == 0)); } static void ionic_dev_cmd_clean(struct ionic *ionic) { union __iomem ionic_dev_cmd_regs *regs = ionic->idev.dev_cmd_regs; iowrite32(0, ®s->doorbell); memset_io(®s->cmd, 0, sizeof(regs->cmd)); } int ionic_dev_cmd_wait(struct ionic *ionic, unsigned long max_seconds) { struct ionic_dev *idev = &ionic->idev; unsigned long start_time; unsigned long max_wait; unsigned long duration; int opcode; int hb = 0; int done; int err; /* Wait for dev cmd to complete, retrying if we get EAGAIN, * but don't wait any longer than max_seconds. */ max_wait = jiffies + (max_seconds * HZ); try_again: opcode = readb(&idev->dev_cmd_regs->cmd.cmd.opcode); start_time = jiffies; do { done = ionic_dev_cmd_done(idev); if (done) break; usleep_range(100, 200); /* Don't check the heartbeat on FW_CONTROL commands as they are * notorious for interrupting the firmware's heartbeat update. */ if (opcode != IONIC_CMD_FW_CONTROL) hb = ionic_heartbeat_check(ionic); } while (!done && !hb && time_before(jiffies, max_wait)); duration = jiffies - start_time; dev_dbg(ionic->dev, "DEVCMD %s (%d) done=%d took %ld secs (%ld jiffies)\n", ionic_opcode_to_str(opcode), opcode, done, duration / HZ, duration); if (!done && hb) { /* It is possible (but unlikely) that FW was busy and missed a * heartbeat check but is still alive and will process this * request, so don't clean the dev_cmd in this case. */ dev_warn(ionic->dev, "DEVCMD %s (%d) failed - FW halted\n", ionic_opcode_to_str(opcode), opcode); return -ENXIO; } if (!done && !time_before(jiffies, max_wait)) { ionic_dev_cmd_clean(ionic); dev_warn(ionic->dev, "DEVCMD %s (%d) timeout after %ld secs\n", ionic_opcode_to_str(opcode), opcode, max_seconds); return -ETIMEDOUT; } err = ionic_dev_cmd_status(&ionic->idev); if (err) { if (err == IONIC_RC_EAGAIN && time_before(jiffies, (max_wait - HZ))) { dev_dbg(ionic->dev, "DEV_CMD %s (%d), %s (%d) retrying...\n", ionic_opcode_to_str(opcode), opcode, ionic_error_to_str(err), err); msleep(1000); iowrite32(0, &idev->dev_cmd_regs->done); iowrite32(1, &idev->dev_cmd_regs->doorbell); goto try_again; } if (!(opcode == IONIC_CMD_FW_CONTROL && err == IONIC_RC_EAGAIN)) dev_err(ionic->dev, "DEV_CMD %s (%d) error, %s (%d) failed\n", ionic_opcode_to_str(opcode), opcode, ionic_error_to_str(err), err); return ionic_error_to_errno(err); } return 0; } int ionic_setup(struct ionic *ionic) { int err; err = ionic_dev_setup(ionic); if (err) return err; ionic_reset(ionic); return 0; } int ionic_identify(struct ionic *ionic) { struct ionic_identity *ident = &ionic->ident; struct ionic_dev *idev = &ionic->idev; size_t sz; int err; memset(ident, 0, sizeof(*ident)); ident->drv.os_type = cpu_to_le32(IONIC_OS_TYPE_LINUX); strncpy(ident->drv.driver_ver_str, UTS_RELEASE, sizeof(ident->drv.driver_ver_str) - 1); mutex_lock(&ionic->dev_cmd_lock); sz = min(sizeof(ident->drv), sizeof(idev->dev_cmd_regs->data)); memcpy_toio(&idev->dev_cmd_regs->data, &ident->drv, sz); ionic_dev_cmd_identify(idev, IONIC_IDENTITY_VERSION_1); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); if (!err) { sz = min(sizeof(ident->dev), sizeof(idev->dev_cmd_regs->data)); memcpy_fromio(&ident->dev, &idev->dev_cmd_regs->data, sz); } mutex_unlock(&ionic->dev_cmd_lock); if (err) { dev_err(ionic->dev, "Cannot identify ionic: %dn", err); goto err_out; } err = ionic_lif_identify(ionic, IONIC_LIF_TYPE_CLASSIC, &ionic->ident.lif); if (err) { dev_err(ionic->dev, "Cannot identify LIFs: %d\n", err); goto err_out; } return 0; err_out: return err; } int ionic_init(struct ionic *ionic) { struct ionic_dev *idev = &ionic->idev; int err; mutex_lock(&ionic->dev_cmd_lock); ionic_dev_cmd_init(idev); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); mutex_unlock(&ionic->dev_cmd_lock); return err; } int ionic_reset(struct ionic *ionic) { struct ionic_dev *idev = &ionic->idev; int err; mutex_lock(&ionic->dev_cmd_lock); ionic_dev_cmd_reset(idev); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); mutex_unlock(&ionic->dev_cmd_lock); return err; } int ionic_port_identify(struct ionic *ionic) { struct ionic_identity *ident = &ionic->ident; struct ionic_dev *idev = &ionic->idev; size_t sz; int err; mutex_lock(&ionic->dev_cmd_lock); ionic_dev_cmd_port_identify(idev); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); if (!err) { sz = min(sizeof(ident->port), sizeof(idev->dev_cmd_regs->data)); memcpy_fromio(&ident->port, &idev->dev_cmd_regs->data, sz); } mutex_unlock(&ionic->dev_cmd_lock); return err; } int ionic_port_init(struct ionic *ionic) { struct ionic_identity *ident = &ionic->ident; struct ionic_dev *idev = &ionic->idev; size_t sz; int err; if (!idev->port_info) { idev->port_info_sz = ALIGN(sizeof(*idev->port_info), PAGE_SIZE); idev->port_info = dma_alloc_coherent(ionic->dev, idev->port_info_sz, &idev->port_info_pa, GFP_KERNEL); if (!idev->port_info) return -ENOMEM; } sz = min(sizeof(ident->port.config), sizeof(idev->dev_cmd_regs->data)); mutex_lock(&ionic->dev_cmd_lock); memcpy_toio(&idev->dev_cmd_regs->data, &ident->port.config, sz); ionic_dev_cmd_port_init(idev); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); ionic_dev_cmd_port_state(&ionic->idev, IONIC_PORT_ADMIN_STATE_UP); (void)ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); mutex_unlock(&ionic->dev_cmd_lock); if (err) { dev_err(ionic->dev, "Failed to init port\n"); dma_free_coherent(ionic->dev, idev->port_info_sz, idev->port_info, idev->port_info_pa); idev->port_info = NULL; idev->port_info_pa = 0; } return err; } int ionic_port_reset(struct ionic *ionic) { struct ionic_dev *idev = &ionic->idev; int err; if (!idev->port_info) return 0; mutex_lock(&ionic->dev_cmd_lock); ionic_dev_cmd_port_reset(idev); err = ionic_dev_cmd_wait(ionic, DEVCMD_TIMEOUT); mutex_unlock(&ionic->dev_cmd_lock); dma_free_coherent(ionic->dev, idev->port_info_sz, idev->port_info, idev->port_info_pa); idev->port_info = NULL; idev->port_info_pa = 0; if (err) dev_err(ionic->dev, "Failed to reset port\n"); return err; } static int __init ionic_init_module(void) { ionic_debugfs_create(); return ionic_bus_register_driver(); } static void __exit ionic_cleanup_module(void) { ionic_bus_unregister_driver(); ionic_debugfs_destroy(); pr_info("%s removed\n", IONIC_DRV_NAME); } module_init(ionic_init_module); module_exit(ionic_cleanup_module);
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
You can’t perform that action at this time.