Skip to content

Commit

Permalink
tools/power turbostat: Intel Xeon x200: fix erroneous bclk value
Browse files Browse the repository at this point in the history
x200 does not enable any way to programmatically obtain bus clock
speed. Bclk for the architecture has a fixed value of 100 MHz.
At the same time x200 cannot be included in has_snb_msrs since
it does not support C7 idle state.

prior to this patch, MHz values reported on this chip
were erroneously calculated using bclk of 133MHz,
causing MHz values to be reported 33% higher than actual.

Signed-off-by: Hubert Chrzaniuk <hubert.chrzaniuk@intel.com>
Signed-off-by: Len Brown <len.brown@intel.com>
  • Loading branch information
Chrzaniuk, Hubert authored and Len Brown committed Mar 13, 2016
1 parent 2a0609c commit 121b48b
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion tools/power/x86/turbostat/turbostat.c
Original file line number Diff line number Diff line change
Expand Up @@ -2697,7 +2697,7 @@ double slm_bclk(void)

double discover_bclk(unsigned int family, unsigned int model)
{
if (has_snb_msrs(family, model))
if (has_snb_msrs(family, model) || is_knl(family, model))
return 100.00;
else if (is_slm(family, model))
return slm_bclk();
Expand Down

0 comments on commit 121b48b

Please sign in to comment.