Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 208647
b: refs/heads/master
c: 4d4a339
h: refs/heads/master
i:
  208645: 8d5ea59
  208643: 97fb0f3
  208639: fd44b5c
v: v3
  • Loading branch information
Eric Miao committed Aug 5, 2010
1 parent 170de99 commit 0074da1
Show file tree
Hide file tree
Showing 3 changed files with 22 additions and 22 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 8022887cda044524610ef2a5a45feb9d96b11b4f
refs/heads/master: 4d4a339dd51390066d09701876a499996f1a5fdc
21 changes: 21 additions & 0 deletions trunk/arch/arm/mach-mmp/mmp2.c
Original file line number Diff line number Diff line change
Expand Up @@ -17,6 +17,7 @@

#include <asm/hardware/cache-tauros2.h>

#include <asm/mach/time.h>
#include <mach/addr-map.h>
#include <mach/regs-apbc.h>
#include <mach/regs-apmu.h>
Expand Down Expand Up @@ -158,6 +159,26 @@ static int __init mmp2_init(void)
}
postcore_initcall(mmp2_init);

static void __init mmp2_timer_init(void)
{
unsigned long clk_rst;

__raw_writel(APBC_APBCLK | APBC_RST, APBC_MMP2_TIMERS);

/*
* enable bus/functional clock, enable 6.5MHz (divider 4),
* release reset
*/
clk_rst = APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(1);
__raw_writel(clk_rst, APBC_MMP2_TIMERS);

timer_init(IRQ_MMP2_TIMER1);
}

struct sys_timer mmp2_timer = {
.init = mmp2_timer_init,
};

/* on-chip devices */
MMP2_DEVICE(uart1, "pxa2xx-uart", 0, UART1, 0xd4030000, 0x30, 4, 5);
MMP2_DEVICE(uart2, "pxa2xx-uart", 1, UART2, 0xd4017000, 0x30, 20, 21);
Expand Down
21 changes: 0 additions & 21 deletions trunk/arch/arm/mach-mmp/time.c
Original file line number Diff line number Diff line change
Expand Up @@ -200,24 +200,3 @@ void __init timer_init(int irq)
clocksource_register(&cksrc);
clockevents_register_device(&ckevt);
}

static void __init mmp2_timer_init(void)
{
unsigned long clk_rst;

__raw_writel(APBC_APBCLK | APBC_RST, APBC_MMP2_TIMERS);

/*
* enable bus/functional clock, enable 6.5MHz (divider 4),
* release reset
*/
clk_rst = APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(1);
__raw_writel(clk_rst, APBC_MMP2_TIMERS);

timer_init(IRQ_MMP2_TIMER1);
}

struct sys_timer mmp2_timer = {
.init = mmp2_timer_init,
};

0 comments on commit 0074da1

Please sign in to comment.