Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 89035
b: refs/heads/master
c: 94cf8de
h: refs/heads/master
i:
  89033: fe15b0b
  89031: 0b7d4d1
v: v3
  • Loading branch information
Joe Perches authored and Ingo Molnar committed Apr 17, 2008
1 parent 6dbe8e1 commit 04a960a
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 4 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: b98fff30223799c5df444fef1ebcfcddf310f740
refs/heads/master: 94cf8de0a0aff39c7b7785af4fc938ecacb79b7c
5 changes: 2 additions & 3 deletions trunk/include/asm-x86/tlbflush.h
Original file line number Diff line number Diff line change
Expand Up @@ -32,7 +32,7 @@ static inline void __native_flush_tlb_global(void)

static inline void __native_flush_tlb_single(unsigned long addr)
{
__asm__ __volatile__("invlpg (%0)" ::"r" (addr) : "memory");
asm volatile("invlpg (%0)" ::"r" (addr) : "memory");
}

static inline void __flush_tlb_all(void)
Expand Down Expand Up @@ -134,8 +134,7 @@ void native_flush_tlb_others(const cpumask_t *cpumask, struct mm_struct *mm,
#define TLBSTATE_LAZY 2

#ifdef CONFIG_X86_32
struct tlb_state
{
struct tlb_state {
struct mm_struct *active_mm;
int state;
char __cacheline_padding[L1_CACHE_BYTES-8];
Expand Down

0 comments on commit 04a960a

Please sign in to comment.