Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 123554
b: refs/heads/master
c: 6b07d7f
h: refs/heads/master
v: v3
  • Loading branch information
Catalin Marinas committed Nov 6, 2008
1 parent 548c132 commit 2914530
Show file tree
Hide file tree
Showing 2 changed files with 1 addition and 2 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 376e14218d3d791127e9b9bfbe2f99c44c2a19c2
refs/heads/master: 6b07d7fea0496374ff7754dc3d1dca03b2911828
1 change: 0 additions & 1 deletion trunk/arch/arm/mm/proc-v7.S
Original file line number Diff line number Diff line change
Expand Up @@ -175,7 +175,6 @@ __v7_setup:
mcr p15, 0, r10, c8, c7, 0 @ invalidate I + D TLBs
mcr p15, 0, r10, c2, c0, 2 @ TTB control register
orr r4, r4, #TTB_RGN_OC_WB @ mark PTWs outer cacheable, WB
mcr p15, 0, r4, c2, c0, 0 @ load TTB0
mcr p15, 0, r4, c2, c0, 1 @ load TTB1
mov r10, #0x1f @ domains 0, 1 = manager
mcr p15, 0, r10, c3, c0, 0 @ load domain access register
Expand Down

0 comments on commit 2914530

Please sign in to comment.