Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 72953
b: refs/heads/master
c: 0214f92
h: refs/heads/master
i:
  72951: c94266c
v: v3
  • Loading branch information
Russell King authored and Russell King committed Oct 31, 2007
1 parent eecfba2 commit 32ef3cb
Show file tree
Hide file tree
Showing 2 changed files with 5 additions and 1 deletion.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: d8cb70d10a2d4e6b083b89044a68d860d0bf1eec
refs/heads/master: 0214f9221aa06fba35c0cd5c80641b0fcfcb1cbe
4 changes: 4 additions & 0 deletions trunk/arch/arm/mm/proc-arm926.S
Original file line number Diff line number Diff line change
Expand Up @@ -105,9 +105,13 @@ ENTRY(cpu_arm926_do_idle)
mrc p15, 0, r1, c1, c0, 0 @ Read control register
mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer
bic r2, r1, #1 << 12
mrs r3, cpsr @ Disable FIQs while Icache
orr ip, r3, #PSR_F_BIT @ is disabled
msr cpsr_c, ip
mcr p15, 0, r2, c1, c0, 0 @ Disable I cache
mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
mcr p15, 0, r1, c1, c0, 0 @ Restore ICache enable
msr cpsr_c, r3 @ Restore FIQ state
mov pc, lr

/*
Expand Down

0 comments on commit 32ef3cb

Please sign in to comment.