-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
powerpc/85xx: Add P1020RDB 36-bit address map device tree
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
- Loading branch information
Kumar Gala
committed
Nov 24, 2011
1 parent
4e36afa
commit 3316a83
Showing
1 changed file
with
66 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,66 @@ | ||
/* | ||
* P1020 RDB Device Tree Source (36-bit address map) | ||
* | ||
* Copyright 2009-2011 Freescale Semiconductor Inc. | ||
* | ||
* This program is free software; you can redistribute it and/or modify it | ||
* under the terms of the GNU General Public License as published by the | ||
* Free Software Foundation; either version 2 of the License, or (at your | ||
* option) any later version. | ||
*/ | ||
|
||
/include/ "fsl/p1020si-pre.dtsi" | ||
/ { | ||
model = "fsl,P1020RDB"; | ||
compatible = "fsl,P1020RDB"; | ||
|
||
memory { | ||
device_type = "memory"; | ||
}; | ||
|
||
board_lbc: lbc: localbus@fffe05000 { | ||
reg = <0xf 0xffe05000 0 0x1000>; | ||
|
||
/* NOR, NAND Flashes and Vitesse 5 port L2 switch */ | ||
ranges = <0x0 0x0 0xf 0xef000000 0x01000000 | ||
0x1 0x0 0xf 0xffa00000 0x00040000 | ||
0x2 0x0 0xf 0xffb00000 0x00020000>; | ||
}; | ||
|
||
board_soc: soc: soc@fffe00000 { | ||
ranges = <0x0 0xf 0xffe00000 0x100000>; | ||
}; | ||
|
||
pci0: pcie@fffe09000 { | ||
reg = <0xf 0xffe09000 0 0x1000>; | ||
ranges = <0x2000000 0x0 0xc0000000 0xc 0x20000000 0x0 0x20000000 | ||
0x1000000 0x0 0x00000000 0xf 0xffc10000 0x0 0x10000>; | ||
pcie@0 { | ||
ranges = <0x2000000 0x0 0xc0000000 | ||
0x2000000 0x0 0xc0000000 | ||
0x0 0x20000000 | ||
|
||
0x1000000 0x0 0x0 | ||
0x1000000 0x0 0x0 | ||
0x0 0x100000>; | ||
}; | ||
}; | ||
|
||
pci1: pcie@fffe0a000 { | ||
reg = <0xf 0xffe0a000 0 0x1000>; | ||
ranges = <0x2000000 0x0 0x80000000 0xc 0x00000000 0x0 0x20000000 | ||
0x1000000 0x0 0x00000000 0xf 0xffc00000 0x0 0x10000>; | ||
pcie@0 { | ||
ranges = <0x2000000 0x0 0x80000000 | ||
0x2000000 0x0 0x80000000 | ||
0x0 0x20000000 | ||
|
||
0x1000000 0x0 0x0 | ||
0x1000000 0x0 0x0 | ||
0x0 0x100000>; | ||
}; | ||
}; | ||
}; | ||
|
||
/include/ "p1020rdb.dtsi" | ||
/include/ "fsl/p1020si-post.dtsi" |