Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 164743
b: refs/heads/master
c: 50dfe70
h: refs/heads/master
i:
  164741: 5d4d9c9
  164739: 5b61980
  164735: 2dac260
v: v3
  • Loading branch information
Anton Vorontsov authored and Linus Torvalds committed Sep 23, 2009
1 parent 51c2cf1 commit 39a3ecf
Show file tree
Hide file tree
Showing 9 changed files with 10 additions and 1 deletion.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 81b39802468fe4bf5c6b038837319b608acfdd3e
refs/heads/master: 50dfe70fe9e216cf356830194630f9a39e498d76
2 changes: 2 additions & 0 deletions trunk/Documentation/powerpc/dts-bindings/fsl/esdhc.txt
Original file line number Diff line number Diff line change
Expand Up @@ -10,6 +10,8 @@ Required properties:
- interrupts : should contain eSDHC interrupt.
- interrupt-parent : interrupt source phandle.
- clock-frequency : specifies eSDHC base clock frequency.
- sdhci,wp-inverted : (optional) specifies that eSDHC controller
reports inverted write-protect state;
- sdhci,1-bit-only : (optional) specifies that a controller can
only handle 1-bit data transfers.

Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8377_mds.dts
Original file line number Diff line number Diff line change
Expand Up @@ -159,6 +159,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <0>;
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8377_rdb.dts
Original file line number Diff line number Diff line change
Expand Up @@ -173,6 +173,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <111111111>;
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8377_wlan.dts
Original file line number Diff line number Diff line change
Expand Up @@ -150,6 +150,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
clock-frequency = <133333333>;
};
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8378_mds.dts
Original file line number Diff line number Diff line change
Expand Up @@ -159,6 +159,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <0>;
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8378_rdb.dts
Original file line number Diff line number Diff line change
Expand Up @@ -173,6 +173,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <111111111>;
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8379_mds.dts
Original file line number Diff line number Diff line change
Expand Up @@ -157,6 +157,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <0>;
};
Expand Down
1 change: 1 addition & 0 deletions trunk/arch/powerpc/boot/dts/mpc8379_rdb.dts
Original file line number Diff line number Diff line change
Expand Up @@ -171,6 +171,7 @@
reg = <0x2e000 0x1000>;
interrupts = <42 0x8>;
interrupt-parent = <&ipic>;
sdhci,wp-inverted;
/* Filled in by U-Boot */
clock-frequency = <111111111>;
};
Expand Down

0 comments on commit 39a3ecf

Please sign in to comment.