Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 33029
b: refs/heads/master
c: ddecbe1
h: refs/heads/master
i:
  33027: fd39205
v: v3
  • Loading branch information
Trent Piepho authored and Mauro Carvalho Chehab committed Jul 29, 2006
1 parent 7a2f242 commit 47e6fe3
Show file tree
Hide file tree
Showing 2 changed files with 11 additions and 6 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 8c313111a2c843610f58d57b4e02159fecef4bbf
refs/heads/master: ddecbe112b057c333a8e055fb417451a02b9df78
15 changes: 10 additions & 5 deletions trunk/drivers/media/video/bt8xx/bttv-vbi.c
Original file line number Diff line number Diff line change
Expand Up @@ -31,11 +31,16 @@
#include <asm/io.h>
#include "bttvp.h"

/* Offset from line sync pulse leading edge (0H) in 1 / sampling_rate:
bt8x8 /HRESET pulse starts at 0H and has length 64 / fCLKx1 (E|O_VTC
HSFMT = 0). VBI_HDELAY (always 0) is an offset from the trailing edge
of /HRESET in 1 / fCLKx1, and the sampling_rate tvnorm->Fsc is fCLKx2. */
#define VBI_OFFSET ((64 + 0) * 2)
/* Offset from line sync pulse leading edge (0H) to start of VBI capture,
in fCLKx2 pixels. According to the datasheet, VBI capture starts
VBI_HDELAY fCLKx1 pixels from the tailing edgeof /HRESET, and /HRESET
is 64 fCLKx1 pixels wide. VBI_HDELAY is set to 0, so this should be
(64 + 0) * 2 = 128 fCLKx2 pixels. But it's not! The datasheet is
Just Plain Wrong. The real value appears to be different for
different revisions of the bt8x8 chips, and to be affected by the
horizontal scaling factor. Experimentally, the value is measured
to be about 244. */
#define VBI_OFFSET 244

#define VBI_DEFLINES 16
#define VBI_MAXLINES 32
Expand Down

0 comments on commit 47e6fe3

Please sign in to comment.