Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 182135
b: refs/heads/master
c: 36946d7
h: refs/heads/master
i:
  182133: 33e59be
  182131: bc2deab
  182127: 4f3f461
v: v3
  • Loading branch information
Ralf Baechle committed Feb 27, 2010
1 parent c8f8dfb commit 49e6a3c
Show file tree
Hide file tree
Showing 2 changed files with 12 additions and 12 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 896508705561bea24656680cdaf3b4095c4d7473
refs/heads/master: 36946d7387ee6f3a331563a1d839240924b65798
22 changes: 11 additions & 11 deletions trunk/arch/mips/sni/rm200.c
Original file line number Diff line number Diff line change
Expand Up @@ -132,7 +132,7 @@ device_initcall(snirm_setup_devinit);
* readb/writeb to access them
*/

static DEFINE_SPINLOCK(sni_rm200_i8259A_lock);
static DEFINE_RAW_SPINLOCK(sni_rm200_i8259A_lock);
#define PIC_CMD 0x00
#define PIC_IMR 0x01
#define PIC_ISR PIC_CMD
Expand Down Expand Up @@ -161,13 +161,13 @@ static void sni_rm200_disable_8259A_irq(unsigned int irq)

irq -= RM200_I8259A_IRQ_BASE;
mask = 1 << irq;
spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
raw_spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
rm200_cached_irq_mask |= mask;
if (irq & 8)
writeb(cached_slave_mask, rm200_pic_slave + PIC_IMR);
else
writeb(cached_master_mask, rm200_pic_master + PIC_IMR);
spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
raw_spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
}

static void sni_rm200_enable_8259A_irq(unsigned int irq)
Expand All @@ -177,13 +177,13 @@ static void sni_rm200_enable_8259A_irq(unsigned int irq)

irq -= RM200_I8259A_IRQ_BASE;
mask = ~(1 << irq);
spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
raw_spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
rm200_cached_irq_mask &= mask;
if (irq & 8)
writeb(cached_slave_mask, rm200_pic_slave + PIC_IMR);
else
writeb(cached_master_mask, rm200_pic_master + PIC_IMR);
spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
raw_spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
}

static inline int sni_rm200_i8259A_irq_real(unsigned int irq)
Expand Down Expand Up @@ -216,7 +216,7 @@ void sni_rm200_mask_and_ack_8259A(unsigned int irq)

irq -= RM200_I8259A_IRQ_BASE;
irqmask = 1 << irq;
spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
raw_spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
/*
* Lightweight spurious IRQ detection. We do not want
* to overdo spurious IRQ handling - it's usually a sign
Expand Down Expand Up @@ -247,7 +247,7 @@ void sni_rm200_mask_and_ack_8259A(unsigned int irq)
writeb(cached_master_mask, rm200_pic_master + PIC_IMR);
writeb(0x60+irq, rm200_pic_master + PIC_CMD);
}
spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
raw_spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
return;

spurious_8259A_irq:
Expand Down Expand Up @@ -298,7 +298,7 @@ static inline int sni_rm200_i8259_irq(void)
{
int irq;

spin_lock(&sni_rm200_i8259A_lock);
raw_spin_lock(&sni_rm200_i8259A_lock);

/* Perform an interrupt acknowledge cycle on controller 1. */
writeb(0x0C, rm200_pic_master + PIC_CMD); /* prepare for poll */
Expand All @@ -325,7 +325,7 @@ static inline int sni_rm200_i8259_irq(void)
irq = -1;
}

spin_unlock(&sni_rm200_i8259A_lock);
raw_spin_unlock(&sni_rm200_i8259A_lock);

return likely(irq >= 0) ? irq + RM200_I8259A_IRQ_BASE : irq;
}
Expand All @@ -334,7 +334,7 @@ void sni_rm200_init_8259A(void)
{
unsigned long flags;

spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);
raw_spin_lock_irqsave(&sni_rm200_i8259A_lock, flags);

writeb(0xff, rm200_pic_master + PIC_IMR);
writeb(0xff, rm200_pic_slave + PIC_IMR);
Expand All @@ -352,7 +352,7 @@ void sni_rm200_init_8259A(void)
writeb(cached_master_mask, rm200_pic_master + PIC_IMR);
writeb(cached_slave_mask, rm200_pic_slave + PIC_IMR);

spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
raw_spin_unlock_irqrestore(&sni_rm200_i8259A_lock, flags);
}

/*
Expand Down

0 comments on commit 49e6a3c

Please sign in to comment.