Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 11763
b: refs/heads/master
c: 30037f6
h: refs/heads/master
i:
  11761: 5d3e1ed
  11759: d77fb2d
v: v3
  • Loading branch information
Venkatesh Pallipadi authored and Linus Torvalds committed Oct 31, 2005
1 parent 59d6c25 commit 50a2a18
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 8 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: f014a556e714dfb02502e3be6146a39ca625f33c
refs/heads/master: 30037f66ce63b6b7ca1fbfb06605b831f4a60df6
8 changes: 1 addition & 7 deletions trunk/arch/i386/kernel/cpu/intel_cacheinfo.c
Original file line number Diff line number Diff line change
Expand Up @@ -278,13 +278,7 @@ unsigned int __devinit init_intel_cacheinfo(struct cpuinfo_x86 *c)
if ( l3 )
printk(KERN_INFO "CPU: L3 cache: %dK\n", l3);

/*
* This assumes the L3 cache is shared; it typically lives in
* the northbridge. The L1 caches are included by the L2
* cache, and so should not be included for the purpose of
* SMP switching weights.
*/
c->x86_cache_size = l2 ? l2 : (l1i+l1d);
c->x86_cache_size = l3 ? l3 : (l2 ? l2 : (l1i+l1d));
}

return l2;
Expand Down

0 comments on commit 50a2a18

Please sign in to comment.