Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 77499
b: refs/heads/master
c: cca851d
h: refs/heads/master
i:
  77497: 1b37862
  77495: 8163fe7
v: v3
  • Loading branch information
Ben Dooks authored and Russell King committed Jan 28, 2008
1 parent 6060714 commit 5d6d6a8
Show file tree
Hide file tree
Showing 3 changed files with 4 additions and 2 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: e95f52cd3b664eaa9c2b2b123f2a339ae0f1a92b
refs/heads/master: cca851d7b4d87f3a644d3381930dc737890bd9ac
2 changes: 1 addition & 1 deletion trunk/arch/arm/mach-s3c2412/clock.c
Original file line number Diff line number Diff line change
Expand Up @@ -217,7 +217,7 @@ static int s3c2412_setparent_msysclk(struct clk *clk, struct clk *parent)

if (parent == &clk_mdivclk)
clksrc &= ~S3C2412_CLKSRC_MSYSCLK_MPLL;
else if (parent == &clk_upll)
else if (parent == &clk_mpll)
clksrc |= S3C2412_CLKSRC_MSYSCLK_MPLL;
else
return -EINVAL;
Expand Down
2 changes: 2 additions & 0 deletions trunk/arch/arm/mach-s3c2412/s3c2412.c
Original file line number Diff line number Diff line change
Expand Up @@ -168,6 +168,8 @@ void __init s3c2412_init_clocks(int xtal)

fclk = s3c2410_get_pll(__raw_readl(S3C2410_MPLLCON), xtal*2);

clk_mpll.rate = fclk;

tmp = __raw_readl(S3C2410_CLKDIVN);

/* work out clock scalings */
Expand Down

0 comments on commit 5d6d6a8

Please sign in to comment.