---

yaml --- r: 58235 b: refs/heads/master c: fde9782 h: refs/heads/master i: 58233: 881a109 58231: eda5ae2 v: v3
git-mirror · Jul 6, 2007 · 7356e83 · 7356e83
1 parent fc6247c
commit 7356e83
Show file tree

Hide file tree

Showing 2 changed files with 12 additions and 1 deletion.
diff --git a/[refs] b/[refs]
@@ -1,2 +1,2 @@
 ---
-refs/heads/master: 075c733e19ce7530b53b78151cc4d303c8f64548
+refs/heads/master: fde97822a295da9dffa4af643b49a58ffc4516ad
diff --git a/trunk/include/asm-mips/cpu.h b/trunk/include/asm-mips/cpu.h
@@ -124,6 +124,17 @@
 #define PRID_REV_VR4181A	0x0070	/* Same as VR4122 */
 #define PRID_REV_VR4130		0x0080
 
+/*
+ * Older processors used to encode processor version and revision in two
+ * 4-bit bitfields, the 4K seems to simply count up and even newer MTI cores
+ * have switched to use the 8-bits as 3:3:2 bitfield with the last field as
+ * the patch number.  *ARGH*
+ */
+#define PRID_REV_ENCODE_44(ver, rev)					\
+	((ver) << 4 | (rev))
+#define PRID_REV_ENCODE_332(ver, rev, patch)				\
+	((ver) << 5 | (rev) << 2 | (patch))
+
 /*
  * FPU implementation/revision register (CP1 control register 0).
  *