[SPARC]: Add reboot_command[] extern decl to asm/system.h

Kill off some sparse warnings. Signed-off-by: David S. Miller <davem@davemloft.net>
git-mirror · Feb 29, 2008 · 7729d74 · 7729d74
1 parent c8edc89
commit 7729d74
Show file tree

Hide file tree

Showing 4 changed files with 4 additions and 4 deletions.
diff --git a/arch/sparc/kernel/process.c b/arch/sparc/kernel/process.c
@@ -139,8 +139,6 @@ void cpu_idle(void)
 
 #endif
 
-extern char reboot_command [];
-
 /* XXX cli/sti -> local_irq_xxx here, check this works once SMP is fixed. */
 void machine_halt(void)
 {

diff --git a/arch/sparc64/kernel/process.c b/arch/sparc64/kernel/process.c
@@ -114,8 +114,6 @@ void cpu_idle(void)
 	}
 }
 
-extern char reboot_command [];
-
 void machine_halt(void)
 {
 	sstate_halt();

diff --git a/include/asm-sparc/system.h b/include/asm-sparc/system.h
@@ -44,6 +44,8 @@ extern enum sparc_cpu sparc_cpu_model;
 
 #define SUN4M_NCPUS            4              /* Architectural limit of sun4m. */
 
+extern char reboot_command[];
+
 extern struct thread_info *current_set[NR_CPUS];
 
 extern unsigned long empty_bad_page;

diff --git a/include/asm-sparc64/system.h b/include/asm-sparc64/system.h
@@ -30,6 +30,8 @@ enum sparc_cpu {
 #define ARCH_SUN4C_SUN4 0
 #define ARCH_SUN4 0
 
+extern char reboot_command[];
+
 /* These are here in an effort to more fully work around Spitfire Errata
  * #51.  Essentially, if a memory barrier occurs soon after a mispredicted
  * branch, the chip can stop executing instructions until a trap occurs.
-Original file line number
+Diff line change
@@ Expand Up / @@ -139,8 +139,6 @@ void cpu_idle(void) @@
     #endif
-    extern char reboot_command [];
     /* XXX cli/sti -> local_irq_xxx here, check this works once SMP is fixed. */
     void machine_halt(void)
     {
@@ Expand Down @@