-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
ARM: S5PC100: Define SPI platform devices
Define SPI platform devices for the SoC. Signed-off-by: Jassi Brar <jassi.brar@samsung.com> Signed-off-by: Ben Dooks <ben-linux@fluff.org>
- Loading branch information
Jassi Brar
authored and
Ben Dooks
committed
May 20, 2010
1 parent
504d36e
commit 7c3943f
Showing
6 changed files
with
265 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,233 @@ | ||
/* linux/arch/arm/mach-s5pc100/dev-spi.c | ||
* | ||
* Copyright (C) 2010 Samsung Electronics Co. Ltd. | ||
* Jaswinder Singh <jassi.brar@samsung.com> | ||
* | ||
* This program is free software; you can redistribute it and/or modify | ||
* it under the terms of the GNU General Public License version 2 as | ||
* published by the Free Software Foundation. | ||
*/ | ||
|
||
#include <linux/platform_device.h> | ||
#include <linux/dma-mapping.h> | ||
|
||
#include <mach/dma.h> | ||
#include <mach/map.h> | ||
#include <mach/gpio.h> | ||
#include <mach/spi-clocks.h> | ||
|
||
#include <plat/s3c64xx-spi.h> | ||
#include <plat/gpio-cfg.h> | ||
#include <plat/irqs.h> | ||
|
||
static char *spi_src_clks[] = { | ||
[S5PC100_SPI_SRCCLK_PCLK] = "pclk", | ||
[S5PC100_SPI_SRCCLK_48M] = "spi_48m", | ||
[S5PC100_SPI_SRCCLK_SPIBUS] = "spi_bus", | ||
}; | ||
|
||
/* SPI Controller platform_devices */ | ||
|
||
/* Since we emulate multi-cs capability, we do not touch the CS. | ||
* The emulated CS is toggled by board specific mechanism, as it can | ||
* be either some immediate GPIO or some signal out of some other | ||
* chip in between ... or some yet another way. | ||
* We simply do not assume anything about CS. | ||
*/ | ||
static int s5pc100_spi_cfg_gpio(struct platform_device *pdev) | ||
{ | ||
switch (pdev->id) { | ||
case 0: | ||
s3c_gpio_cfgpin(S5PC100_GPB(0), S3C_GPIO_SFN(2)); | ||
s3c_gpio_cfgpin(S5PC100_GPB(1), S3C_GPIO_SFN(2)); | ||
s3c_gpio_cfgpin(S5PC100_GPB(2), S3C_GPIO_SFN(2)); | ||
s3c_gpio_setpull(S5PC100_GPB(0), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPB(1), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPB(2), S3C_GPIO_PULL_UP); | ||
break; | ||
|
||
case 1: | ||
s3c_gpio_cfgpin(S5PC100_GPB(4), S3C_GPIO_SFN(2)); | ||
s3c_gpio_cfgpin(S5PC100_GPB(5), S3C_GPIO_SFN(2)); | ||
s3c_gpio_cfgpin(S5PC100_GPB(6), S3C_GPIO_SFN(2)); | ||
s3c_gpio_setpull(S5PC100_GPB(4), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPB(5), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPB(6), S3C_GPIO_PULL_UP); | ||
break; | ||
|
||
case 2: | ||
s3c_gpio_cfgpin(S5PC100_GPG3(0), S3C_GPIO_SFN(3)); | ||
s3c_gpio_cfgpin(S5PC100_GPG3(2), S3C_GPIO_SFN(3)); | ||
s3c_gpio_cfgpin(S5PC100_GPG3(3), S3C_GPIO_SFN(3)); | ||
s3c_gpio_setpull(S5PC100_GPG3(0), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPG3(2), S3C_GPIO_PULL_UP); | ||
s3c_gpio_setpull(S5PC100_GPG3(3), S3C_GPIO_PULL_UP); | ||
break; | ||
|
||
default: | ||
dev_err(&pdev->dev, "Invalid SPI Controller number!"); | ||
return -EINVAL; | ||
} | ||
|
||
return 0; | ||
} | ||
|
||
static struct resource s5pc100_spi0_resource[] = { | ||
[0] = { | ||
.start = S5PC100_PA_SPI0, | ||
.end = S5PC100_PA_SPI0 + 0x100 - 1, | ||
.flags = IORESOURCE_MEM, | ||
}, | ||
[1] = { | ||
.start = DMACH_SPI0_TX, | ||
.end = DMACH_SPI0_TX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[2] = { | ||
.start = DMACH_SPI0_RX, | ||
.end = DMACH_SPI0_RX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[3] = { | ||
.start = IRQ_SPI0, | ||
.end = IRQ_SPI0, | ||
.flags = IORESOURCE_IRQ, | ||
}, | ||
}; | ||
|
||
static struct s3c64xx_spi_info s5pc100_spi0_pdata = { | ||
.cfg_gpio = s5pc100_spi_cfg_gpio, | ||
.fifo_lvl_mask = 0x7f, | ||
.rx_lvl_offset = 13, | ||
.high_speed = 1, | ||
}; | ||
|
||
static u64 spi_dmamask = DMA_BIT_MASK(32); | ||
|
||
struct platform_device s5pc100_device_spi0 = { | ||
.name = "s3c64xx-spi", | ||
.id = 0, | ||
.num_resources = ARRAY_SIZE(s5pc100_spi0_resource), | ||
.resource = s5pc100_spi0_resource, | ||
.dev = { | ||
.dma_mask = &spi_dmamask, | ||
.coherent_dma_mask = DMA_BIT_MASK(32), | ||
.platform_data = &s5pc100_spi0_pdata, | ||
}, | ||
}; | ||
|
||
static struct resource s5pc100_spi1_resource[] = { | ||
[0] = { | ||
.start = S5PC100_PA_SPI1, | ||
.end = S5PC100_PA_SPI1 + 0x100 - 1, | ||
.flags = IORESOURCE_MEM, | ||
}, | ||
[1] = { | ||
.start = DMACH_SPI1_TX, | ||
.end = DMACH_SPI1_TX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[2] = { | ||
.start = DMACH_SPI1_RX, | ||
.end = DMACH_SPI1_RX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[3] = { | ||
.start = IRQ_SPI1, | ||
.end = IRQ_SPI1, | ||
.flags = IORESOURCE_IRQ, | ||
}, | ||
}; | ||
|
||
static struct s3c64xx_spi_info s5pc100_spi1_pdata = { | ||
.cfg_gpio = s5pc100_spi_cfg_gpio, | ||
.fifo_lvl_mask = 0x7f, | ||
.rx_lvl_offset = 13, | ||
.high_speed = 1, | ||
}; | ||
|
||
struct platform_device s5pc100_device_spi1 = { | ||
.name = "s3c64xx-spi", | ||
.id = 1, | ||
.num_resources = ARRAY_SIZE(s5pc100_spi1_resource), | ||
.resource = s5pc100_spi1_resource, | ||
.dev = { | ||
.dma_mask = &spi_dmamask, | ||
.coherent_dma_mask = DMA_BIT_MASK(32), | ||
.platform_data = &s5pc100_spi1_pdata, | ||
}, | ||
}; | ||
|
||
static struct resource s5pc100_spi2_resource[] = { | ||
[0] = { | ||
.start = S5PC100_PA_SPI2, | ||
.end = S5PC100_PA_SPI2 + 0x100 - 1, | ||
.flags = IORESOURCE_MEM, | ||
}, | ||
[1] = { | ||
.start = DMACH_SPI2_TX, | ||
.end = DMACH_SPI2_TX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[2] = { | ||
.start = DMACH_SPI2_RX, | ||
.end = DMACH_SPI2_RX, | ||
.flags = IORESOURCE_DMA, | ||
}, | ||
[3] = { | ||
.start = IRQ_SPI2, | ||
.end = IRQ_SPI2, | ||
.flags = IORESOURCE_IRQ, | ||
}, | ||
}; | ||
|
||
static struct s3c64xx_spi_info s5pc100_spi2_pdata = { | ||
.cfg_gpio = s5pc100_spi_cfg_gpio, | ||
.fifo_lvl_mask = 0x7f, | ||
.rx_lvl_offset = 13, | ||
.high_speed = 1, | ||
}; | ||
|
||
struct platform_device s5pc100_device_spi2 = { | ||
.name = "s3c64xx-spi", | ||
.id = 2, | ||
.num_resources = ARRAY_SIZE(s5pc100_spi2_resource), | ||
.resource = s5pc100_spi2_resource, | ||
.dev = { | ||
.dma_mask = &spi_dmamask, | ||
.coherent_dma_mask = DMA_BIT_MASK(32), | ||
.platform_data = &s5pc100_spi2_pdata, | ||
}, | ||
}; | ||
|
||
void __init s5pc100_spi_set_info(int cntrlr, int src_clk_nr, int num_cs) | ||
{ | ||
struct s3c64xx_spi_info *pd; | ||
|
||
/* Reject invalid configuration */ | ||
if (!num_cs || src_clk_nr < 0 | ||
|| src_clk_nr > S5PC100_SPI_SRCCLK_SPIBUS) { | ||
printk(KERN_ERR "%s: Invalid SPI configuration\n", __func__); | ||
return; | ||
} | ||
|
||
switch (cntrlr) { | ||
case 0: | ||
pd = &s5pc100_spi0_pdata; | ||
break; | ||
case 1: | ||
pd = &s5pc100_spi1_pdata; | ||
break; | ||
case 2: | ||
pd = &s5pc100_spi2_pdata; | ||
break; | ||
default: | ||
printk(KERN_ERR "%s: Invalid SPI controller(%d)\n", | ||
__func__, cntrlr); | ||
return; | ||
} | ||
|
||
pd->num_cs = num_cs; | ||
pd->src_clk_nr = src_clk_nr; | ||
pd->src_clk_name = spi_src_clks[src_clk_nr]; | ||
} |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,18 @@ | ||
/* linux/arch/arm/mach-s5pc100/include/mach/spi-clocks.h | ||
* | ||
* Copyright (C) 2010 Samsung Electronics Co. Ltd. | ||
* Jaswinder Singh <jassi.brar@samsung.com> | ||
* | ||
* This program is free software; you can redistribute it and/or modify | ||
* it under the terms of the GNU General Public License version 2 as | ||
* published by the Free Software Foundation. | ||
*/ | ||
|
||
#ifndef __S5PC100_PLAT_SPI_CLKS_H | ||
#define __S5PC100_PLAT_SPI_CLKS_H __FILE__ | ||
|
||
#define S5PC100_SPI_SRCCLK_PCLK 0 | ||
#define S5PC100_SPI_SRCCLK_48M 1 | ||
#define S5PC100_SPI_SRCCLK_SPIBUS 2 | ||
|
||
#endif /* __S5PC100_PLAT_SPI_CLKS_H */ |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters