Skip to content

Commit

Permalink
sh: Split out cache status bits per-CPU family.
Browse files Browse the repository at this point in the history
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
  • Loading branch information
Paul Mundt committed Jan 28, 2008
1 parent 5a66865 commit 8d5fb29
Show file tree
Hide file tree
Showing 5 changed files with 20 additions and 5 deletions.
5 changes: 0 additions & 5 deletions include/asm-sh/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -12,11 +12,6 @@
#include <linux/init.h>
#include <asm/cpu/cache.h>

#define SH_CACHE_VALID 1
#define SH_CACHE_UPDATED 2
#define SH_CACHE_COMBINED 4
#define SH_CACHE_ASSOC 8

#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)

#define __read_mostly __attribute__((__section__(".data.read_mostly")))
Expand Down
5 changes: 5 additions & 0 deletions include/asm-sh/cpu-sh2/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -12,6 +12,11 @@

#define L1_CACHE_SHIFT 4

#define SH_CACHE_VALID 1
#define SH_CACHE_UPDATED 2
#define SH_CACHE_COMBINED 4
#define SH_CACHE_ASSOC 8

#if defined(CONFIG_CPU_SUBTYPE_SH7619)
#define CCR1 0xffffffec
#define CCR CCR1
Expand Down
5 changes: 5 additions & 0 deletions include/asm-sh/cpu-sh2a/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -12,6 +12,11 @@

#define L1_CACHE_SHIFT 4

#define SH_CACHE_VALID 1
#define SH_CACHE_UPDATED 2
#define SH_CACHE_COMBINED 4
#define SH_CACHE_ASSOC 8

#define CCR1 0xfffc1000
#define CCR2 0xfffc1004

Expand Down
5 changes: 5 additions & 0 deletions include/asm-sh/cpu-sh3/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -12,6 +12,11 @@

#define L1_CACHE_SHIFT 4

#define SH_CACHE_VALID 1
#define SH_CACHE_UPDATED 2
#define SH_CACHE_COMBINED 4
#define SH_CACHE_ASSOC 8

#define CCR 0xffffffec /* Address of Cache Control Register */

#define CCR_CACHE_CE 0x01 /* Cache Enable */
Expand Down
5 changes: 5 additions & 0 deletions include/asm-sh/cpu-sh4/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -12,6 +12,11 @@

#define L1_CACHE_SHIFT 5

#define SH_CACHE_VALID 1
#define SH_CACHE_UPDATED 2
#define SH_CACHE_COMBINED 4
#define SH_CACHE_ASSOC 8

#define CCR 0xff00001c /* Address of Cache Control Register */
#define CCR_CACHE_OCE 0x0001 /* Operand Cache Enable */
#define CCR_CACHE_WT 0x0002 /* Write-Through (for P0,U0,P3) (else writeback)*/
Expand Down

0 comments on commit 8d5fb29

Please sign in to comment.