Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 8015
b: refs/heads/master
c: 910ce39
h: refs/heads/master
i:
  8013: 3ea9c6b
  8011: e1cdf7d
  8007: 8e0f5d3
  7999: 72ec65e
v: v3
  • Loading branch information
Greg Ungerer authored and Linus Torvalds committed Sep 9, 2005
1 parent 1411daf commit 8f9f65d
Show file tree
Hide file tree
Showing 2 changed files with 47 additions and 1 deletion.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 4fe8a0f4c5d64cbc78227a88df4566c0d0ee4648
refs/heads/master: 910ce396a88b84b99377f7c46888a1ff9a86ded3
46 changes: 46 additions & 0 deletions trunk/include/asm-m68knommu/m523xsim.h
Original file line number Diff line number Diff line change
@@ -0,0 +1,46 @@
/****************************************************************************/

/*
* m523xsim.h -- ColdFire 523x System Integration Module support.
*
* (C) Copyright 2003-2005, Greg Ungerer <gerg@snapgear.com>
*/

/****************************************************************************/
#ifndef m523xsim_h
#define m523xsim_h
/****************************************************************************/

#include <linux/config.h>

/*
* Define the 523x SIM register set addresses.
*/
#define MCFICM_INTC0 0x0c00 /* Base for Interrupt Ctrl 0 */
#define MCFICM_INTC1 0x0d00 /* Base for Interrupt Ctrl 0 */
#define MCFINTC_IPRH 0x00 /* Interrupt pending 32-63 */
#define MCFINTC_IPRL 0x04 /* Interrupt pending 1-31 */
#define MCFINTC_IMRH 0x08 /* Interrupt mask 32-63 */
#define MCFINTC_IMRL 0x0c /* Interrupt mask 1-31 */
#define MCFINTC_INTFRCH 0x10 /* Interrupt force 32-63 */
#define MCFINTC_INTFRCL 0x14 /* Interrupt force 1-31 */
#define MCFINTC_IRLR 0x18 /* */
#define MCFINTC_IACKL 0x19 /* */
#define MCFINTC_ICR0 0x40 /* Base ICR register */

#define MCFINT_VECBASE 64 /* Vector base number */
#define MCFINT_UART0 13 /* Interrupt number for UART0 */
#define MCFINT_PIT1 36 /* Interrupt number for PIT1 */
#define MCFINT_QSPI 18 /* Interrupt number for QSPI */

/*
* SDRAM configuration registers.
*/
#define MCFSIM_DCR 0x44 /* SDRAM control */
#define MCFSIM_DACR0 0x48 /* SDRAM base address 0 */
#define MCFSIM_DMR0 0x4c /* SDRAM address mask 0 */
#define MCFSIM_DACR1 0x50 /* SDRAM base address 1 */
#define MCFSIM_DMR1 0x54 /* SDRAM address mask 1 */

/****************************************************************************/
#endif /* m523xsim_h */

0 comments on commit 8f9f65d

Please sign in to comment.