Skip to content

Commit

Permalink
Revert "MIPS: Avoid pipeline stalls on some MIPS32R2 cores."
Browse files Browse the repository at this point in the history
For a discussion, see http://patchwork.linux-mips.org/patch/9539/.

This reverts commit 625c0a2.
  • Loading branch information
Ralf Baechle committed Apr 10, 2015
1 parent f05ff43 commit 9eaffa8
Showing 1 changed file with 2 additions and 19 deletions.
21 changes: 2 additions & 19 deletions arch/mips/mm/tlbex.c
Original file line number Diff line number Diff line change
Expand Up @@ -512,26 +512,9 @@ static void build_tlb_write_entry(u32 **p, struct uasm_label **l,
case tlb_indexed: tlbw = uasm_i_tlbwi; break;
}

if (cpu_has_mips_r2_exec_hazard) {
/*
* The architecture spec says an ehb is required here,
* but a number of cores do not have the hazard and
* using an ehb causes an expensive pipeline stall.
*/
switch (current_cpu_type()) {
case CPU_M14KC:
case CPU_74K:
case CPU_1074K:
case CPU_PROAPTIV:
case CPU_P5600:
case CPU_M5150:
case CPU_QEMU_GENERIC:
break;

default:
if (cpu_has_mips_r2_r6) {
if (cpu_has_mips_r2_exec_hazard)
uasm_i_ehb(p);
break;
}
tlbw(p);
return;
}
Expand Down

0 comments on commit 9eaffa8

Please sign in to comment.