Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 281543
b: refs/heads/master
c: 98e27a5
h: refs/heads/master
i:
  281541: e669e95
  281539: c7a1c2d
  281535: 4a89fe2
v: v3
  • Loading branch information
Jamie Iles committed Dec 18, 2011
1 parent a40e00d commit a52f138
Show file tree
Hide file tree
Showing 4 changed files with 5 additions and 9 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 513c4dd698d1341a53d8a7530ecefb44cb1e2395
refs/heads/master: 98e27a5c13badb5c56d9d1d6c8ec210753ac1195
1 change: 1 addition & 0 deletions trunk/arch/arm/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -650,6 +650,7 @@ config ARCH_PICOXCELL
select HAVE_SCHED_CLOCK
select HAVE_TCM
select NO_IOPORT
select SPARSE_IRQ
select USE_OF
help
This enables support for systems based on the Picochip picoXcell
Expand Down
2 changes: 1 addition & 1 deletion trunk/arch/arm/mach-picoxcell/common.c
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,7 @@ static void __init picoxcell_init_irq(void)

DT_MACHINE_START(PICOXCELL, "Picochip picoXcell")
.map_io = picoxcell_map_io,
.nr_irqs = ARCH_NR_IRQS,
.nr_irqs = NR_IRQS_LEGACY,
.init_irq = picoxcell_init_irq,
.handle_irq = vic_handle_irq,
.timer = &picoxcell_timer,
Expand Down
9 changes: 2 additions & 7 deletions trunk/arch/arm/mach-picoxcell/include/mach/irqs.h
Original file line number Diff line number Diff line change
@@ -1,8 +1,6 @@
/*
* Copyright (c) 2011 Picochip Ltd., Jamie Iles
*
* This file contains the hardware definitions of the picoXcell SoC devices.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation; either version 2 of the License, or
Expand All @@ -16,10 +14,7 @@
#ifndef __MACH_IRQS_H
#define __MACH_IRQS_H

#define ARCH_NR_IRQS 64
#define NR_IRQS (128 + ARCH_NR_IRQS)

#define IRQ_VIC0_BASE 0
#define IRQ_VIC1_BASE 32
/* We dynamically allocate our irq_desc's. */
#define NR_IRQS 0

#endif /* __MACH_IRQS_H */

0 comments on commit a52f138

Please sign in to comment.