Skip to content

Commit

Permalink
ARM: l2c: ux500: don't try to change the L2 cache auxiliary control r…
Browse files Browse the repository at this point in the history
…egister

ux500 can't change the auxiliary control register, so there's no point
passing values to try and modify it to the l2x0 init functions.

Acked-by: Linus Walleij <linus.walleij@linaro.org>
Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
  • Loading branch information
Russell King committed May 29, 2014
1 parent c4a202c commit c59917f
Showing 1 changed file with 2 additions and 2 deletions.
4 changes: 2 additions & 2 deletions arch/arm/mach-ux500/cache-l2x0.c
Original file line number Diff line number Diff line change
Expand Up @@ -57,9 +57,9 @@ static int __init ux500_l2x0_init(void)
outer_cache.write_sec = ux500_l2c310_write_sec;

if (of_have_populated_dt())
l2x0_of_init(0x3e000000, 0xc00f0fff);
l2x0_of_init(0, ~0);
else
l2x0_init(l2x0_base, 0x3e000000, 0xc00f0fff);
l2x0_init(l2x0_base, 0, ~0);

return 0;
}
Expand Down

0 comments on commit c59917f

Please sign in to comment.