-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Staging: add Driver for Altera PCI Express Chaining DMA reference design
Altera PCI Express Chaining DMA driver A reference driver that exercises the Chaining DMA logic reference design generated along the Altera FPGA PCI Express soft or hard core, only if instantiated using the MegaWizard, not the SOPC builder, of Quartus 8.1. This driver can be used to test the logic instantiation and PCI Express layers and acts as a starting point for driving custom logic connected to the PCI Express End Point Chaining DMA engines. Signed-off-by: Leon Woestenberg <leon@sidebranch.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
- Loading branch information
Leon Woestenberg
authored and
Greg Kroah-Hartman
committed
Jan 6, 2009
1 parent
6302317
commit c8801d8
Showing
6 changed files
with
1,214 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,10 @@ | ||
config ALTERA_PCIE_CHDMA | ||
tristate "Altera PCI Express Chaining DMA driver" | ||
depends on PCI | ||
default N | ||
---help--- | ||
A reference driver that exercises the Chaining DMA logic reference | ||
design generated along the Altera FPGA PCI Express soft or hard core, | ||
only if instantiated using the MegaWizard, not the SOPC builder, of | ||
Quartus 8.1. | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,2 @@ | ||
obj-$(CONFIG_ALTERA_PCIE_CHDMA) += altpciechdma.o | ||
|
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,15 @@ | ||
DONE: | ||
- functionality similar to logic testbench | ||
|
||
TODO: | ||
- checkpatch.pl cleanups. | ||
- keep state of DMA engines. | ||
- keep data structure that keeps state of each transfer. | ||
- interrupt handler should iterate over outstanding descriptor tables. | ||
- complete userspace cdev to read/write using the DMA engines. | ||
- split off the DMA support functions in a module, re-usable by custom | ||
drivers. | ||
|
||
Please coordinate work with, and send patches to | ||
Leon Woestenberg <leon@sidebranch.com> | ||
|
Oops, something went wrong.