Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 242311
b: refs/heads/master
c: 00d70b1
h: refs/heads/master
i:
  242309: 6fede73
  242307: c32c053
  242303: 5d7b8e2
v: v3
  • Loading branch information
Chris Wilson committed Mar 23, 2011
1 parent 37f121e commit cd1ff14
Show file tree
Hide file tree
Showing 2 changed files with 17 additions and 9 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 762237bb714b0cd93ce2405ccc891fadb405c26e
refs/heads/master: 00d70b15125030391d17baab2c2f70f93b3339a6
24 changes: 16 additions & 8 deletions trunk/drivers/gpu/drm/i915/intel_display.c
Original file line number Diff line number Diff line change
Expand Up @@ -1516,8 +1516,10 @@ static void intel_enable_pipe(struct drm_i915_private *dev_priv, enum pipe pipe,

reg = PIPECONF(pipe);
val = I915_READ(reg);
val |= PIPECONF_ENABLE;
I915_WRITE(reg, val);
if (val & PIPECONF_ENABLE)
return;

I915_WRITE(reg, val | PIPECONF_ENABLE);
intel_wait_for_vblank(dev_priv->dev, pipe);
}

Expand Down Expand Up @@ -1551,8 +1553,10 @@ static void intel_disable_pipe(struct drm_i915_private *dev_priv,

reg = PIPECONF(pipe);
val = I915_READ(reg);
val &= ~PIPECONF_ENABLE;
I915_WRITE(reg, val);
if ((val & PIPECONF_ENABLE) == 0)
return;

I915_WRITE(reg, val & ~PIPECONF_ENABLE);
intel_wait_for_pipe_off(dev_priv->dev, pipe);
}

Expand All @@ -1575,8 +1579,10 @@ static void intel_enable_plane(struct drm_i915_private *dev_priv,

reg = DSPCNTR(plane);
val = I915_READ(reg);
val |= DISPLAY_PLANE_ENABLE;
I915_WRITE(reg, val);
if (val & DISPLAY_PLANE_ENABLE)
return;

I915_WRITE(reg, val | DISPLAY_PLANE_ENABLE);
intel_wait_for_vblank(dev_priv->dev, pipe);
}

Expand Down Expand Up @@ -1607,8 +1613,10 @@ static void intel_disable_plane(struct drm_i915_private *dev_priv,

reg = DSPCNTR(plane);
val = I915_READ(reg);
val &= ~DISPLAY_PLANE_ENABLE;
I915_WRITE(reg, val);
if ((val & DISPLAY_PLANE_ENABLE) == 0)
return;

I915_WRITE(reg, val & ~DISPLAY_PLANE_ENABLE);
intel_flush_display_plane(dev_priv, plane);
intel_wait_for_vblank(dev_priv->dev, pipe);
}
Expand Down

0 comments on commit cd1ff14

Please sign in to comment.