Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 199190
b: refs/heads/master
c: 8507bb0
h: refs/heads/master
v: v3
  • Loading branch information
David Howells authored and Linus Torvalds committed May 28, 2010
1 parent d55f7cb commit d24d15d
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 5 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 29d03fa12bc02c0f8085cd6bb06d11359a4bccaf
refs/heads/master: 8507bb0062bff1431bbcce921efe5cd1186fcff2
2 changes: 0 additions & 2 deletions trunk/arch/frv/include/asm/cache.h
Original file line number Diff line number Diff line change
Expand Up @@ -17,8 +17,6 @@
#define L1_CACHE_SHIFT (CONFIG_FRV_L1_CACHE_SHIFT)
#define L1_CACHE_BYTES (1 << L1_CACHE_SHIFT)

#define ARCH_KMALLOC_MINALIGN L1_CACHE_BYTES

#define __cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES)))
#define ____cacheline_aligned __attribute__((aligned(L1_CACHE_BYTES)))

Expand Down
4 changes: 2 additions & 2 deletions trunk/arch/frv/include/asm/mem-layout.h
Original file line number Diff line number Diff line change
Expand Up @@ -35,8 +35,8 @@
* the slab must be aligned such that load- and store-double instructions don't
* fault if used
*/
#define ARCH_KMALLOC_MINALIGN 8
#define ARCH_SLAB_MINALIGN 8
#define ARCH_KMALLOC_MINALIGN L1_CACHE_BYTES
#define ARCH_SLAB_MINALIGN L1_CACHE_BYTES

/*****************************************************************************/
/*
Expand Down

0 comments on commit d24d15d

Please sign in to comment.