Skip to content

Commit

Permalink
ARM: mvebu: Align the internal registers virtual base to support LPAE
Browse files Browse the repository at this point in the history 
In order to be able to support the LPAE, the internal registers
virtual base must be aligned to 2MB. In LPAE section size is 2MB, in
earlyprintk we map the internal registers and it must be section
aligned.

Signed-off-by: Lior Amsalem <alior@marvell.com>
Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
  • Loading branch information
Lior Amsalem authored and Jason Cooper committed Apr 15, 2013
1 parent 99ff056 commit da497f6
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion arch/arm/include/debug/mvebu.S
View file
Original file line number Diff line number Diff line change
Expand Up @@ -12,7 +12,7 @@
*/

#define ARMADA_370_XP_REGS_PHYS_BASE 0xd0000000
#define ARMADA_370_XP_REGS_VIRT_BASE 0xfeb00000
#define ARMADA_370_XP_REGS_VIRT_BASE 0xfec00000

.macro addruart, rp, rv, tmp
ldr \rp, =ARMADA_370_XP_REGS_PHYS_BASE
Expand Down
2 changes: 1 addition & 1 deletion arch/arm/mach-mvebu/armada-370-xp.h
View file
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@
#define __MACH_ARMADA_370_XP_H

#define ARMADA_370_XP_REGS_PHYS_BASE 0xd0000000
#define ARMADA_370_XP_REGS_VIRT_BASE IOMEM(0xfeb00000)
#define ARMADA_370_XP_REGS_VIRT_BASE IOMEM(0xfec00000)
#define ARMADA_370_XP_REGS_SIZE SZ_1M

/* These defines can go away once mvebu-mbus has a DT binding */
Expand Down

0 comments on commit da497f6

Please sign in to comment.