Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 308779
b: refs/heads/master
c: 77820ff
h: refs/heads/master
i:
  308777: dcf2eec
  308775: f0c74d3
v: v3
  • Loading branch information
Seth Heasley authored and Samuel Ortiz committed May 22, 2012
1 parent 42cd8de commit e8aa1f9
Show file tree
Hide file tree
Showing 3 changed files with 15 additions and 4 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 1fe17a24e2fe0a9554d19a4249eb2d80050ecb8c
refs/heads/master: 77820ffae678fa7ff6cc155354825b6b1a023afb
9 changes: 6 additions & 3 deletions trunk/drivers/gpio/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -170,13 +170,13 @@ config GPIO_VR41XX
Say yes here to support the NEC VR4100 series General-purpose I/O Uint

config GPIO_SCH
tristate "Intel SCH/TunnelCreek GPIO"
tristate "Intel SCH/TunnelCreek/Centerton GPIO"
depends on PCI && X86
select MFD_CORE
select LPC_SCH
help
Say yes here to support GPIO interface on Intel Poulsbo SCH
or Intel Tunnel Creek processor.
Say yes here to support GPIO interface on Intel Poulsbo SCH,
Intel Tunnel Creek processor or Intel Centerton processor.
The Intel SCH contains a total of 14 GPIO pins. Ten GPIOs are
powered by the core power rail and are turned off during sleep
modes (S3 and higher). The remaining four GPIOs are powered by
Expand All @@ -185,6 +185,9 @@ config GPIO_SCH
system from the Suspend-to-RAM state.
The Intel Tunnel Creek processor has 5 GPIOs powered by the
core power rail and 9 from suspend power supply.
The Intel Centerton processor has a total of 30 GPIO pins.
Twenty-one are powered by the core power rail and 9 from the
suspend power supply.

config GPIO_ICH
tristate "Intel ICH GPIO"
Expand Down
8 changes: 8 additions & 0 deletions trunk/drivers/gpio/gpio-sch.c
Original file line number Diff line number Diff line change
Expand Up @@ -232,6 +232,14 @@ static int __devinit sch_gpio_probe(struct platform_device *pdev)
sch_gpio_resume.ngpio = 9;
break;

case PCI_DEVICE_ID_INTEL_CENTERTON_ILB:
sch_gpio_core.base = 0;
sch_gpio_core.ngpio = 21;

sch_gpio_resume.base = 21;
sch_gpio_resume.ngpio = 9;
break;

default:
return -ENODEV;
}
Expand Down

0 comments on commit e8aa1f9

Please sign in to comment.