Skip to content

Commit

Permalink
staging: ti dspbridge: improve Kconfig
Browse files Browse the repository at this point in the history
Signed-off-by: Felipe Contreras <felipe.contreras@gmail.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
  • Loading branch information
Felipe Contreras authored and Greg Kroah-Hartman committed Jul 8, 2010
1 parent b3d2368 commit ed9ff5d
Showing 1 changed file with 7 additions and 12 deletions.
19 changes: 7 additions & 12 deletions drivers/staging/tidspbridge/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -17,7 +17,6 @@ menuconfig TIDSPBRIDGE
config TIDSPBRIDGE_DVFS
bool "Enable Bridge Dynamic Voltage and Frequency Scaling (DVFS)"
depends on TIDSPBRIDGE && OMAP_PM_SRF && CPU_FREQ
default n
help
DVFS allows DSP Bridge to initiate the operating point change to
scale the chip voltage and frequency in order to match the
Expand All @@ -33,22 +32,22 @@ config TIDSPBRIDGE_MEMPOOL_SIZE
failure under heavy memory fragmentation after some use time.

config TIDSPBRIDGE_DEBUG
bool "DSP Bridge Debug Support"
bool "Debug Support"
depends on TIDSPBRIDGE
help
Say Y to enable Bridge debugging capabilities

config TIDSPBRIDGE_RECOVERY
bool "DSP Recovery Support"
bool "Recovery Support"
depends on TIDSPBRIDGE
default y
help
In case of DSP fatal error, BRIDGE driver will try to
recover itself.

config TIDSPBRIDGE_CACHE_LINE_CHECK
bool "Check buffers to be 128 byte aligned"
depends on TIDSPBRIDGE
default n
help
When the DSP processes data, the DSP cache controller loads 128-Byte
chunks (lines) from SDRAM and writes the data back in 128-Byte chunks.
Expand All @@ -60,27 +59,23 @@ config TIDSPBRIDGE_CACHE_LINE_CHECK
byte alignment, buffers failing this check will be rejected.

config TIDSPBRIDGE_WDT3
bool "Enable WDT3 interruptions"
bool "Enable watchdog timer"
depends on TIDSPBRIDGE
default n
help
WTD3 is managed by DSP and once it is enabled, DSP side bridge is in
charge of refreshing the timer before overflow, if the DSP hangs MPU
will caught the interrupt and try to recover DSP.

config TIDSPBRIDGE_WDT_TIMEOUT
int "DSP watchdog timer timeout (in secs)"
depends on TIDSPBRIDGE_WDT3
int "Watchdog timer timeout (in secs)"
depends on TIDSPBRIDGE && TIDSPBRIDGE_WDT3
default 5
help
Watchdog timer timeout value, after that time if the watchdog timer
counter is not reset the wdt overflow interrupt will be triggered

comment "Bridge Notifications"
depends on TIDSPBRIDGE

config TIDSPBRIDGE_NTFY_PWRERR
bool "Notify DSP Power Error"
bool "Notify power errors"
depends on TIDSPBRIDGE
help
Enable notifications to registered clients on the event of power errror
Expand Down

0 comments on commit ed9ff5d

Please sign in to comment.