Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 11275
b: refs/heads/master
c: d121ced
h: refs/heads/master
i:
  11273: f919a81
  11271: 9d27ba3
v: v3
  • Loading branch information
Andrew Isaacson authored and Ralf Baechle committed Oct 29, 2005
1 parent 3679464 commit f4abeab
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 2 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 485a4a928a059a361c7363e7ce0eab330a09dbd3
refs/heads/master: d121ced21d79eab7726bfe6b1e33da4ae86072c0
2 changes: 1 addition & 1 deletion trunk/arch/mips/kernel/cpu-probe.c
Original file line number Diff line number Diff line change
Expand Up @@ -612,7 +612,7 @@ static inline void cpu_probe_sibyte(struct cpuinfo_mips *c)
* cache code which eventually will be folded into c-r4k.c. Until
* then we pretend it's got it's own cache architecture.
*/
c->options &= MIPS_CPU_4K_CACHE;
c->options &= ~MIPS_CPU_4K_CACHE;
c->options |= MIPS_CPU_SB1_CACHE;

switch (c->processor_id & 0xff00) {
Expand Down

0 comments on commit f4abeab

Please sign in to comment.