Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 235513
b: refs/heads/master
c: 4564e1e
h: refs/heads/master
i:
  235511: 9bdc4d6
v: v3
  • Loading branch information
Tomoya MORINAGA authored and Greg Kroah-Hartman committed Feb 3, 2011
1 parent 1d654fc commit f5bc8e6
Show file tree
Hide file tree
Showing 3 changed files with 25 additions and 9 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: f094298bae5f5d0e1cb3bff4621aae7ef486812a
refs/heads/master: 4564e1ef219fa69ed827fe2613569543a6b26fbc
5 changes: 5 additions & 0 deletions trunk/drivers/tty/serial/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -1596,4 +1596,9 @@ config SERIAL_PCH_UART
This driver is for PCH(Platform controller Hub) UART of Intel EG20T
which is an IOH(Input/Output Hub) for x86 embedded processor.
Enabling PCH_DMA, this PCH UART works as DMA mode.

This driver also can be used for OKI SEMICONDUCTOR ML7213 IOH(Input/
Output Hub) which is for IVI(In-Vehicle Infotainment) use.
ML7213 is companion chip for Intel Atom E6xx series.
ML7213 is completely compatible for Intel EG20T PCH.
endmenu
27 changes: 19 additions & 8 deletions trunk/drivers/tty/serial/pch_uart.c
Original file line number Diff line number Diff line change
Expand Up @@ -40,10 +40,11 @@ enum {

#define PCH_UART_DRIVER_DEVICE "ttyPCH"

#define PCH_UART_NR_GE_256FIFO 1
#define PCH_UART_NR_GE_64FIFO 3
#define PCH_UART_NR_GE (PCH_UART_NR_GE_256FIFO+PCH_UART_NR_GE_64FIFO)
#define PCH_UART_NR PCH_UART_NR_GE
/* Set the max number of UART port
* Intel EG20T PCH: 4 port
* OKI SEMICONDUCTOR ML7213 IOH: 3 port
*/
#define PCH_UART_NR 4

#define PCH_UART_HANDLED_RX_INT (1<<((PCH_UART_HANDLED_RX_INT_SHIFT)<<1))
#define PCH_UART_HANDLED_TX_INT (1<<((PCH_UART_HANDLED_TX_INT_SHIFT)<<1))
Expand Down Expand Up @@ -192,6 +193,8 @@ enum {
#define PCH_UART_HAL_LOOP (PCH_UART_MCR_LOOP)
#define PCH_UART_HAL_AFE (PCH_UART_MCR_AFE)

#define PCI_VENDOR_ID_ROHM 0x10DB

struct pch_uart_buffer {
unsigned char *buf;
int size;
Expand Down Expand Up @@ -1249,7 +1252,7 @@ static struct uart_driver pch_uart_driver = {
};

static struct eg20t_port *pch_uart_init_port(struct pci_dev *pdev,
int port_type)
const struct pci_device_id *id)
{
struct eg20t_port *priv;
int ret;
Expand All @@ -1258,6 +1261,7 @@ static struct eg20t_port *pch_uart_init_port(struct pci_dev *pdev,
unsigned char *rxbuf;
int fifosize, base_baud;
static int num;
int port_type = id->driver_data;

priv = kzalloc(sizeof(struct eg20t_port), GFP_KERNEL);
if (priv == NULL)
Expand All @@ -1269,11 +1273,11 @@ static struct eg20t_port *pch_uart_init_port(struct pci_dev *pdev,

switch (port_type) {
case PORT_UNKNOWN:
fifosize = 256; /* UART0 */
fifosize = 256; /* EG20T/ML7213: UART0 */
base_baud = 1843200; /* 1.8432MHz */
break;
case PORT_8250:
fifosize = 64; /* UART1~3 */
fifosize = 64; /* EG20T:UART1~3 ML7213: UART1~2*/
base_baud = 1843200; /* 1.8432MHz */
break;
default:
Expand Down Expand Up @@ -1307,6 +1311,7 @@ static struct eg20t_port *pch_uart_init_port(struct pci_dev *pdev,

pci_set_drvdata(pdev, priv);
pch_uart_hal_request(pdev, fifosize, base_baud);

ret = uart_add_one_port(&pch_uart_driver, &priv->port);
if (ret < 0)
goto init_port_hal_free;
Expand Down Expand Up @@ -1384,6 +1389,12 @@ static DEFINE_PCI_DEVICE_TABLE(pch_uart_pci_id) = {
.driver_data = PCH_UART_2LINE},
{PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0x8814),
.driver_data = PCH_UART_2LINE},
{PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8027),
.driver_data = PCH_UART_8LINE},
{PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8028),
.driver_data = PCH_UART_2LINE},
{PCI_DEVICE(PCI_VENDOR_ID_ROHM, 0x8029),
.driver_data = PCH_UART_2LINE},
{0,},
};

Expand All @@ -1397,7 +1408,7 @@ static int __devinit pch_uart_pci_probe(struct pci_dev *pdev,
if (ret < 0)
goto probe_error;

priv = pch_uart_init_port(pdev, id->driver_data);
priv = pch_uart_init_port(pdev, id);
if (!priv) {
ret = -EBUSY;
goto probe_disable_device;
Expand Down

0 comments on commit f5bc8e6

Please sign in to comment.