Skip to content

Commit

Permalink
---
Browse files Browse the repository at this point in the history
yaml
---
r: 25967
b: refs/heads/master
c: 3c68da7
h: refs/heads/master
i:
  25965: 55dfe8f
  25963: 8c24a58
  25959: fff397b
  25951: fc327b4
v: v3
  • Loading branch information
Atsushi Nemoto authored and Ralf Baechle committed Apr 19, 2006
1 parent 925df02 commit f747a31
Show file tree
Hide file tree
Showing 3 changed files with 10 additions and 10 deletions.
2 changes: 1 addition & 1 deletion [refs]
Original file line number Diff line number Diff line change
@@ -1,2 +1,2 @@
---
refs/heads/master: 9200c0b2a07c430bd98c546fc44b94f50e67ac62
refs/heads/master: 3c68da798a3facbf94d536b1ed7ff6f1e7f4ad8d
16 changes: 8 additions & 8 deletions trunk/arch/mips/mm/c-r4k.c
Original file line number Diff line number Diff line change
Expand Up @@ -750,12 +750,12 @@ static void __init probe_pcache(void)
icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
c->icache.ways = 2;
c->icache.waybit = ffs(icache_size/2) - 1;
c->icache.waybit = __ffs(icache_size/2);

dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
c->dcache.ways = 2;
c->dcache.waybit= ffs(dcache_size/2) - 1;
c->dcache.waybit= __ffs(dcache_size/2);

c->options |= MIPS_CPU_CACHE_CDEX_P;
break;
Expand Down Expand Up @@ -838,12 +838,12 @@ static void __init probe_pcache(void)
icache_size = 1 << (10 + ((config & CONF_IC) >> 9));
c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
c->icache.ways = 2;
c->icache.waybit = ffs(icache_size/2) - 1;
c->icache.waybit = __ffs(icache_size/2);

dcache_size = 1 << (10 + ((config & CONF_DC) >> 6));
c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
c->dcache.ways = 2;
c->dcache.waybit = ffs(dcache_size/2) - 1;
c->dcache.waybit = __ffs(dcache_size/2);

c->options |= MIPS_CPU_CACHE_CDEX_P;
break;
Expand Down Expand Up @@ -874,12 +874,12 @@ static void __init probe_pcache(void)
icache_size = 1 << (12 + ((config & CONF_IC) >> 9));
c->icache.linesz = 16 << ((config & CONF_IB) >> 5);
c->icache.ways = 4;
c->icache.waybit = ffs(icache_size / c->icache.ways) - 1;
c->icache.waybit = __ffs(icache_size / c->icache.ways);

dcache_size = 1 << (12 + ((config & CONF_DC) >> 6));
c->dcache.linesz = 16 << ((config & CONF_DB) >> 4);
c->dcache.ways = 4;
c->dcache.waybit = ffs(dcache_size / c->dcache.ways) - 1;
c->dcache.waybit = __ffs(dcache_size / c->dcache.ways);

#if !defined(CONFIG_SMP) || !defined(RM9000_CDEX_SMP_WAR)
c->options |= MIPS_CPU_CACHE_CDEX_P;
Expand Down Expand Up @@ -907,7 +907,7 @@ static void __init probe_pcache(void)
icache_size = c->icache.sets *
c->icache.ways *
c->icache.linesz;
c->icache.waybit = ffs(icache_size/c->icache.ways) - 1;
c->icache.waybit = __ffs(icache_size/c->icache.ways);

if (config & 0x8) /* VI bit */
c->icache.flags |= MIPS_CACHE_VTAG;
Expand All @@ -927,7 +927,7 @@ static void __init probe_pcache(void)
dcache_size = c->dcache.sets *
c->dcache.ways *
c->dcache.linesz;
c->dcache.waybit = ffs(dcache_size/c->dcache.ways) - 1;
c->dcache.waybit = __ffs(dcache_size/c->dcache.ways);

c->options |= MIPS_CPU_PREFETCH;
break;
Expand Down
2 changes: 1 addition & 1 deletion trunk/arch/mips/mm/sc-rm7k.c
Original file line number Diff line number Diff line change
Expand Up @@ -138,7 +138,7 @@ void __init rm7k_sc_init(void)

c->scache.linesz = sc_lsize;
c->scache.ways = 4;
c->scache.waybit= ffs(scache_size / c->scache.ways) - 1;
c->scache.waybit= __ffs(scache_size / c->scache.ways);
c->scache.waysize = scache_size / c->scache.ways;
c->scache.sets = scache_size / (c->scache.linesz * c->scache.ways);
printk(KERN_INFO "Secondary cache size %dK, linesize %d bytes.\n",
Expand Down

0 comments on commit f747a31

Please sign in to comment.