---

yaml --- r: 145967 b: refs/heads/master c: 8f40642 h: refs/heads/master i: 145965: f230302 145963: ea3bbe5 145959: 6b8cc97 145951: 8125986 v: v3
git-mirror · Jun 11, 2009 · f9c879d · f9c879d
1 parent 7642c43
commit f9c879d
Show file tree

Hide file tree

Showing 1,434 changed files with 40,112 additions and 16,838 deletions.
diff --git a/[refs] b/[refs]
@@ -1,2 +1,2 @@
 ---
-refs/heads/master: 12d161147f828192b5bcc33166f468a827832767
+refs/heads/master: 8f40642ad315c553bab4ae800766ade07e574a77
diff --git a/trunk/Documentation/ABI/testing/sysfs-devices-cache_disable b/trunk/Documentation/ABI/testing/sysfs-devices-cache_disable
@@ -0,0 +1,18 @@
+What:      /sys/devices/system/cpu/cpu*/cache/index*/cache_disable_X
+Date:      August 2008
+KernelVersion:	2.6.27
+Contact:	mark.langsdorf@amd.com
+Description:	These files exist in every cpu's cache index directories.
+		There are currently 2 cache_disable_# files in each
+		directory.  Reading from these files on a supported
+		processor will return that cache disable index value
+		for that processor and node.  Writing to one of these
+		files will cause the specificed cache index to be disabled.
+
+		Currently, only AMD Family 10h Processors support cache index
+		disable, and only for their L3 caches.  See the BIOS and
+		Kernel Developer's Guide at
+		http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/31116-Public-GH-BKDG_3.20_2-4-09.pdf
+		for formatting information and other details on the
+		cache index disable.
+Users:    joachim.deguara@amd.com