-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
drm/nva3: split pm backend out from nv50
This will end up quite different, it makes sense for it to be completely separate. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
- Loading branch information
Ben Skeggs
committed
Oct 4, 2010
1 parent
aee582d
commit fade7ad
Showing
5 changed files
with
137 additions
and
42 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,95 @@ | ||
| /* | ||
| * Copyright 2010 Red Hat Inc. | ||
| * | ||
| * Permission is hereby granted, free of charge, to any person obtaining a | ||
| * copy of this software and associated documentation files (the "Software"), | ||
| * to deal in the Software without restriction, including without limitation | ||
| * the rights to use, copy, modify, merge, publish, distribute, sublicense, | ||
| * and/or sell copies of the Software, and to permit persons to whom the | ||
| * Software is furnished to do so, subject to the following conditions: | ||
| * | ||
| * The above copyright notice and this permission notice shall be included in | ||
| * all copies or substantial portions of the Software. | ||
| * | ||
| * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | ||
| * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | ||
| * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | ||
| * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR | ||
| * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, | ||
| * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR | ||
| * OTHER DEALINGS IN THE SOFTWARE. | ||
| * | ||
| * Authors: Ben Skeggs | ||
| */ | ||
|
|
||
| #include "drmP.h" | ||
| #include "nouveau_drv.h" | ||
| #include "nouveau_bios.h" | ||
| #include "nouveau_pm.h" | ||
|
|
||
| /*XXX: boards using limits 0x40 need fixing, the register layout | ||
| * is correct here, but, there's some other funny magic | ||
| * that modifies things, so it's not likely we'll set/read | ||
| * the correct timings yet.. working on it... | ||
| */ | ||
|
|
||
| struct nva3_pm_state { | ||
| struct pll_lims pll; | ||
| int N, M, P; | ||
| }; | ||
|
|
||
| int | ||
| nva3_pm_clock_get(struct drm_device *dev, u32 id) | ||
| { | ||
| struct pll_lims pll; | ||
| int P, N, M, ret; | ||
| u32 reg; | ||
|
|
||
| ret = get_pll_limits(dev, id, &pll); | ||
| if (ret) | ||
| return ret; | ||
|
|
||
| reg = nv_rd32(dev, pll.reg + 4); | ||
| P = (reg & 0x003f0000) >> 16; | ||
| N = (reg & 0x0000ff00) >> 8; | ||
| M = (reg & 0x000000ff); | ||
| return pll.refclk * N / M / P; | ||
| } | ||
|
|
||
| void * | ||
| nva3_pm_clock_pre(struct drm_device *dev, struct nouveau_pm_level *perflvl, | ||
| u32 id, int khz) | ||
| { | ||
| struct nva3_pm_state *state; | ||
| int dummy, ret; | ||
|
|
||
| state = kzalloc(sizeof(*state), GFP_KERNEL); | ||
| if (!state) | ||
| return ERR_PTR(-ENOMEM); | ||
|
|
||
| ret = get_pll_limits(dev, id, &state->pll); | ||
| if (ret < 0) { | ||
| kfree(state); | ||
| return (ret == -ENOENT) ? NULL : ERR_PTR(ret); | ||
| } | ||
|
|
||
| ret = nv50_calc_pll2(dev, &state->pll, khz, &state->N, &dummy, | ||
| &state->M, &state->P); | ||
| if (ret < 0) { | ||
| kfree(state); | ||
| return ERR_PTR(ret); | ||
| } | ||
|
|
||
| return state; | ||
| } | ||
|
|
||
| void | ||
| nva3_pm_clock_set(struct drm_device *dev, void *pre_state) | ||
| { | ||
| struct nva3_pm_state *state = pre_state; | ||
| u32 reg = state->pll.reg; | ||
|
|
||
| nv_wr32(dev, reg + 4, (state->P << 16) | (state->N << 8) | state->M); | ||
| kfree(state); | ||
| } | ||
|
|