Skip to content

Commit

Permalink
dt-bindings: PCI: microchip,pcie-host: Allow dma-noncoherent
Browse files Browse the repository at this point in the history
PolarFire SoC may be configured in a way that requires non-coherent DMA
handling. On RISC-V, buses are coherent by default & the dma-noncoherent
property is required to denote buses or devices that are non-coherent.

Link: https://lore.kernel.org/r/20241011140043.1250030-4-daire.mcnamara@microchip.com
Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
Signed-off-by: Daire McNamara <daire.mcnamara@microchip.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Acked-by: Rob Herring <robh@kernel.org>
  • Loading branch information
Conor Dooley authored and Bjorn Helgaas committed Jan 21, 2025
1 parent 1390a33 commit 04aa999
Showing 1 changed file with 2 additions and 0 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -50,6 +50,8 @@ properties:
items:
pattern: '^fic[0-3]$'

dma-coherent: true

ranges:
minItems: 1
maxItems: 3
Expand Down

0 comments on commit 04aa999

Please sign in to comment.