Skip to content

Commit

Permalink
x86: Use section .data.page_aligned for the idt_table.
Browse files Browse the repository at this point in the history
The .data.idt section is just squashed into the .data.page_aligned
output section by the linker script anyway, so it might as well be in
the .data.page_aligned section.

This eliminates all references to .data.idt on x86.

Signed-off-by: Tim Abbott <tabbott@ksplice.com>
Cc: Ingo Molnar <mingo@redhat.com>
Signed-off-by: H. Peter Anvin <hpa@zytor.com>
  • Loading branch information
Tim Abbott authored and H. Peter Anvin committed Sep 18, 2009
1 parent 4ae59b9 commit 07e81d6
Show file tree
Hide file tree
Showing 2 changed files with 2 additions and 5 deletions.
6 changes: 2 additions & 4 deletions arch/x86/kernel/traps.c
Original file line number Diff line number Diff line change
Expand Up @@ -73,11 +73,9 @@ char ignore_fpu_irq;

/*
* The IDT has to be page-aligned to simplify the Pentium
* F0 0F bug workaround.. We have a special link segment
* for this.
* F0 0F bug workaround.
*/
gate_desc idt_table[NR_VECTORS]
__attribute__((__section__(".data.idt"))) = { { { { 0, 0 } } }, };
gate_desc idt_table[NR_VECTORS] __page_aligned_data = { { { { 0, 0 } } }, };
#endif

DECLARE_BITMAP(used_vectors, NR_VECTORS);
Expand Down
1 change: 0 additions & 1 deletion arch/x86/kernel/vmlinux.lds.S
Original file line number Diff line number Diff line change
Expand Up @@ -112,7 +112,6 @@ SECTIONS
#endif

PAGE_ALIGNED_DATA(PAGE_SIZE)
*(.data.idt)

CACHELINE_ALIGNED_DATA(CONFIG_X86_L1_CACHE_BYTES)

Expand Down

0 comments on commit 07e81d6

Please sign in to comment.