Skip to content

Commit

Permalink
drm/komeda: fix 32-bit komeda_crtc_update_clock_ratio
Browse files Browse the repository at this point in the history
clang points out a bug in the clock calculation on 32-bit, that leads
to the clock_ratio always being zero:

drivers/gpu/drm/arm/display/komeda/komeda_crtc.c:31:36: error: shift count >= width of type [-Werror,-Wshift-count-overflow]
        aclk = komeda_calc_aclk(kcrtc_st) << 32;

Move the shift into the division to make it apply on a 64-bit
variable. Also use the more expensive div64_u64() instead of div_u64()
to account for pxlclk being a 64-bit integer.

Fixes: 1f7f9ab ("drm/komeda: Add engine clock requirement check for the downscaling")
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Reviewed-by: James Qian Wang (Arm Technology China) <james.qian.wang@arm.com>
Signed-off-by: Liviu Dudau <Liviu.Dudau@arm.com>
  • Loading branch information
Arnd Bergmann authored and Liviu Dudau committed Jun 21, 2019
1 parent a6c6060 commit 0b044a9
Showing 1 changed file with 2 additions and 3 deletions.
5 changes: 2 additions & 3 deletions drivers/gpu/drm/arm/display/komeda/komeda_crtc.c
Original file line number Diff line number Diff line change
Expand Up @@ -28,10 +28,9 @@ static void komeda_crtc_update_clock_ratio(struct komeda_crtc_state *kcrtc_st)
}

pxlclk = kcrtc_st->base.adjusted_mode.clock * 1000;
aclk = komeda_calc_aclk(kcrtc_st) << 32;
aclk = komeda_calc_aclk(kcrtc_st);

do_div(aclk, pxlclk);
kcrtc_st->clock_ratio = aclk;
kcrtc_st->clock_ratio = div64_u64(aclk << 32, pxlclk);
}

/**
Expand Down

0 comments on commit 0b044a9

Please sign in to comment.