-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
dt-bindings: display: bridge: renesas,lvds: Convert binding to YAML
Convert the Renesas R-Car LVDS encoder text binding to YAML. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Acked-by: Maxime Ripard <mripard@kernel.org> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Sam Ravnborg <sam@ravnborg.org> Link: https://patchwork.freedesktop.org/patch/msgid/20200514214211.9036-1-laurent.pinchart+renesas@ideasonboard.com
- Loading branch information
Laurent Pinchart
authored and
Sam Ravnborg
committed
Jun 30, 2020
1 parent
7e4e589
commit 1a6922e
Showing
2 changed files
with
248 additions
and
85 deletions.
There are no files selected for viewing
85 changes: 0 additions & 85 deletions
85
Documentation/devicetree/bindings/display/bridge/renesas,lvds.txt
This file was deleted.
Oops, something went wrong.
248 changes: 248 additions & 0 deletions
248
Documentation/devicetree/bindings/display/bridge/renesas,lvds.yaml
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,248 @@ | ||
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) | ||
%YAML 1.2 | ||
--- | ||
$id: http://devicetree.org/schemas/display/bridge/renesas,lvds.yaml# | ||
$schema: http://devicetree.org/meta-schemas/core.yaml# | ||
|
||
title: Renesas R-Car LVDS Encoder | ||
|
||
maintainers: | ||
- Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> | ||
|
||
description: | | ||
These DT bindings describe the LVDS encoder embedded in the Renesas R-Car | ||
Gen2, R-Car Gen3, RZ/G1 and RZ/G2 SoCs. | ||
properties: | ||
compatible: | ||
enum: | ||
- renesas,r8a7743-lvds # for RZ/G1M compatible LVDS encoders | ||
- renesas,r8a7744-lvds # for RZ/G1N compatible LVDS encoders | ||
- renesas,r8a774a1-lvds # for RZ/G2M compatible LVDS encoders | ||
- renesas,r8a774b1-lvds # for RZ/G2N compatible LVDS encoders | ||
- renesas,r8a774c0-lvds # for RZ/G2E compatible LVDS encoders | ||
- renesas,r8a7790-lvds # for R-Car H2 compatible LVDS encoders | ||
- renesas,r8a7791-lvds # for R-Car M2-W compatible LVDS encoders | ||
- renesas,r8a7793-lvds # for R-Car M2-N compatible LVDS encoders | ||
- renesas,r8a7795-lvds # for R-Car H3 compatible LVDS encoders | ||
- renesas,r8a7796-lvds # for R-Car M3-W compatible LVDS encoders | ||
- renesas,r8a77965-lvds # for R-Car M3-N compatible LVDS encoders | ||
- renesas,r8a77970-lvds # for R-Car V3M compatible LVDS encoders | ||
- renesas,r8a77980-lvds # for R-Car V3H compatible LVDS encoders | ||
- renesas,r8a77990-lvds # for R-Car E3 compatible LVDS encoders | ||
- renesas,r8a77995-lvds # for R-Car D3 compatible LVDS encoders | ||
|
||
reg: | ||
maxItems: 1 | ||
|
||
clocks: | ||
minItems: 1 | ||
maxItems: 4 | ||
|
||
clock-names: | ||
minItems: 1 | ||
maxItems: 4 | ||
|
||
resets: | ||
maxItems: 1 | ||
|
||
ports: | ||
type: object | ||
description: | | ||
This device has two video ports. Their connections are modelled using the | ||
OF graph bindings specified in Documentation/devicetree/bindings/graph.txt. | ||
Each port shall have a single endpoint. | ||
properties: | ||
'#address-cells': | ||
const: 1 | ||
|
||
'#size-cells': | ||
const: 0 | ||
|
||
port@0: | ||
type: object | ||
description: Parallel RGB input port | ||
|
||
port@1: | ||
type: object | ||
description: LVDS output port | ||
|
||
required: | ||
- port@0 | ||
- port@1 | ||
|
||
additionalProperties: false | ||
|
||
power-domains: | ||
maxItems: 1 | ||
|
||
renesas,companion: | ||
$ref: /schemas/types.yaml#/definitions/phandle | ||
description: | ||
phandle to the companion LVDS encoder. This property is mandatory | ||
for the first LVDS encoder on D3 and E3 SoCs, and shall point to | ||
the second encoder to be used as a companion in dual-link mode. It | ||
shall not be set for any other LVDS encoder. | ||
|
||
required: | ||
- compatible | ||
- reg | ||
- clocks | ||
- power-domains | ||
- resets | ||
- ports | ||
|
||
if: | ||
properties: | ||
compatible: | ||
enum: | ||
- renesas,r8a774c0-lvds | ||
- renesas,r8a77990-lvds | ||
- renesas,r8a77995-lvds | ||
then: | ||
properties: | ||
clocks: | ||
minItems: 1 | ||
maxItems: 4 | ||
items: | ||
- description: Functional clock | ||
- description: EXTAL input clock | ||
- description: DU_DOTCLKIN0 input clock | ||
- description: DU_DOTCLKIN1 input clock | ||
|
||
clock-names: | ||
minItems: 1 | ||
maxItems: 4 | ||
items: | ||
- const: fck | ||
# The LVDS encoder can use the EXTAL or DU_DOTCLKINx clocks. | ||
# These clocks are optional. | ||
- enum: | ||
- extal | ||
- dclkin.0 | ||
- dclkin.1 | ||
- enum: | ||
- extal | ||
- dclkin.0 | ||
- dclkin.1 | ||
- enum: | ||
- extal | ||
- dclkin.0 | ||
- dclkin.1 | ||
|
||
required: | ||
- clock-names | ||
|
||
else: | ||
properties: | ||
clocks: | ||
maxItems: 1 | ||
items: | ||
- description: Functional clock | ||
|
||
clock-names: | ||
maxItems: 1 | ||
items: | ||
- const: fck | ||
|
||
renesas,companion: false | ||
|
||
additionalProperties: false | ||
|
||
examples: | ||
- | | ||
#include <dt-bindings/clock/renesas-cpg-mssr.h> | ||
#include <dt-bindings/power/r8a7795-sysc.h> | ||
lvds@feb90000 { | ||
compatible = "renesas,r8a7795-lvds"; | ||
reg = <0xfeb90000 0x14>; | ||
clocks = <&cpg CPG_MOD 727>; | ||
power-domains = <&sysc R8A7795_PD_ALWAYS_ON>; | ||
resets = <&cpg 727>; | ||
ports { | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
port@0 { | ||
reg = <0>; | ||
lvds_in: endpoint { | ||
remote-endpoint = <&du_out_lvds0>; | ||
}; | ||
}; | ||
port@1 { | ||
reg = <1>; | ||
lvds_out: endpoint { | ||
remote-endpoint = <&panel_in>; | ||
}; | ||
}; | ||
}; | ||
}; | ||
- | | ||
#include <dt-bindings/clock/renesas-cpg-mssr.h> | ||
#include <dt-bindings/power/r8a77990-sysc.h> | ||
lvds0: lvds@feb90000 { | ||
compatible = "renesas,r8a77990-lvds"; | ||
reg = <0xfeb90000 0x20>; | ||
clocks = <&cpg CPG_MOD 727>, | ||
<&x13_clk>, | ||
<&extal_clk>; | ||
clock-names = "fck", "dclkin.0", "extal"; | ||
power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; | ||
resets = <&cpg 727>; | ||
renesas,companion = <&lvds1>; | ||
ports { | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
port@0 { | ||
reg = <0>; | ||
lvds0_in: endpoint { | ||
remote-endpoint = <&du_out_lvds0>; | ||
}; | ||
}; | ||
port@1 { | ||
reg = <1>; | ||
lvds0_out: endpoint { | ||
remote-endpoint = <&panel_in1>; | ||
}; | ||
}; | ||
}; | ||
}; | ||
lvds1: lvds@feb90100 { | ||
compatible = "renesas,r8a77990-lvds"; | ||
reg = <0xfeb90100 0x20>; | ||
clocks = <&cpg CPG_MOD 727>, | ||
<&x13_clk>, | ||
<&extal_clk>; | ||
clock-names = "fck", "dclkin.0", "extal"; | ||
power-domains = <&sysc R8A77990_PD_ALWAYS_ON>; | ||
resets = <&cpg 726>; | ||
ports { | ||
#address-cells = <1>; | ||
#size-cells = <0>; | ||
port@0 { | ||
reg = <0>; | ||
lvds1_in: endpoint { | ||
remote-endpoint = <&du_out_lvds1>; | ||
}; | ||
}; | ||
port@1 { | ||
reg = <1>; | ||
lvds1_out: endpoint { | ||
remote-endpoint = <&panel_in2>; | ||
}; | ||
}; | ||
}; | ||
}; | ||
... |