Skip to content

Commit

Permalink
dt-bindings: dma: rz-dmac: Document RZ/A1H SoC
Browse files Browse the repository at this point in the history
Document the Renesas RZ/A1H DMAC block. This one does not have clocks,
resets and power domains. Update the bindings accordingly. Introduce a
generic name in the header to make future additions easier.

Signed-off-by: Wolfram Sang <wsa+renesas@sang-engineering.com>
Acked-by: Rob Herring (Arm) <robh@kernel.org>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Link: https://lore.kernel.org/r/20241007110200.43166-7-wsa+renesas@sang-engineering.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
  • Loading branch information
Wolfram Sang authored and Vinod Koul committed Oct 14, 2024
1 parent 6e9c5c8 commit 209efec
Showing 1 changed file with 20 additions and 9 deletions.
29 changes: 20 additions & 9 deletions Documentation/devicetree/bindings/dma/renesas,rz-dmac.yaml
Original file line number Diff line number Diff line change
Expand Up @@ -4,18 +4,16 @@
$id: http://devicetree.org/schemas/dma/renesas,rz-dmac.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas RZ/{G2L,G2UL,V2L} DMA Controller
title: Renesas RZ DMA Controller

maintainers:
- Biju Das <biju.das.jz@bp.renesas.com>

allOf:
- $ref: dma-controller.yaml#

properties:
compatible:
items:
- enum:
- renesas,r7s72100-dmac # RZ/A1H
- renesas,r9a07g043-dmac # RZ/G2UL and RZ/Five
- renesas,r9a07g044-dmac # RZ/G2{L,LC}
- renesas,r9a07g054-dmac # RZ/V2L
Expand Down Expand Up @@ -93,13 +91,26 @@ required:
- reg
- interrupts
- interrupt-names
- clocks
- clock-names
- '#dma-cells'
- dma-channels
- power-domains
- resets
- reset-names

allOf:
- $ref: dma-controller.yaml#

- if:
not:
properties:
compatible:
contains:
enum:
- renesas,r7s72100-dmac
then:
required:
- clocks
- clock-names
- power-domains
- resets
- reset-names

additionalProperties: false

Expand Down

0 comments on commit 209efec

Please sign in to comment.