Skip to content

Commit

Permalink
phy: qcom-qmp-pcie: Add support for SM8550 g3x2 and g4x2 PCIEs
Browse files Browse the repository at this point in the history
Add the SM8550 both g4 and g3 configurations. In addition, there is a
new "lane shared" table that needs to be configured for g4, along with
the No-CSR list of resets. The no-CSR allows resetting the PHY without
actually dropping the PHY configuration. The no-CSR needs to be
deasserted only after the PHY has been configured and the PLL has
stabilized.

Co-developed-by: Neil Armstrong <neil.armstrong@linaro.org>
Signed-off-by: Neil Armstrong <neil.armstrong@linaro.org>
Signed-off-by: Abel Vesa <abel.vesa@linaro.org>
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Reviewed-by: Johan Hovold <johan+linaro@kernel.org>
Link: https://lore.kernel.org/r/20230208180020.2761766-9-abel.vesa@linaro.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
  • Loading branch information
Abel Vesa authored and Vinod Koul committed Feb 10, 2023
1 parent d38360e commit 269b70e
Showing 1 changed file with 343 additions and 1 deletion.
Loading

0 comments on commit 269b70e

Please sign in to comment.