-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
arm64: dts: ti: Add Support for J721E SoC
The J721E SoC belongs to the K3 Multicore SoC architecture platform, providing advanced system integration to enable lower system costs of automotive applications such as infotainment, cluster, premium Audio, Gateway, industrial and a range of broad market applications. This SoC is designed around reducing the system cost by eliminating the need of an external system MCU and is targeted towards ASIL-B/C certification/requirements in addition to allowing complex software and system use-cases. Some highlights of this SoC are: * Dual Cortex-A72s in a single cluster, three clusters of lockstep capable dual Cortex-R5F MCUs, Deep-learning Matrix Multiply Accelerator(MMA), C7x floating point Vector DSP, Two C66x floating point DSPs. * 3D GPU PowerVR Rogue 8XE GE8430 * Vision Processing Accelerator (VPAC) with image signal processor and Depth and Motion Processing Accelerator (DMPAC) * Two Gigabit Industrial Communication Subsystems (ICSSG), each with dual PRUs and dual RTUs * Two CSI2.0 4L RX plus one CSI2.0 4L TX, one eDP/DP, One DSI Tx, and up to two DPI interfaces. * Integrated Ethernet switch supporting up to a total of 8 external ports in addition to legacy Ethernet switch of up to 2 ports. * System MMU (SMMU) Version 3.0 and advanced virtualisation capabilities. * Upto 4 PCIe-GEN3 controllers, 2 USB3.0 Dual-role device subsystems, 16 MCANs, 12 McASP, eMMC and SD, UFS, OSPI/HyperBus memory controller, QSPI, I3C and I2C, eCAP/eQEP, eHRPWM, MLB among other peripherals. * Two hardware accelerator block containing AES/DES/SHA/MD5 called SA2UL management. * Configurable L3 Cache and IO-coherent architecture with high data throughput capable distributed DMA architecture under NAVSS * Centralized System Controller for Security, Power, and Resource Management (DMSC) See J721E Technical Reference Manual (SPRUIL1, May 2019) for further details: http://www.ti.com/lit/pdf/spruil1 Signed-off-by: Nishanth Menon <nm@ti.com> Reviewed-by: Suman Anna <s-anna@ti.com> Signed-off-by: Tero Kristo <t-kristo@ti.com>
- Loading branch information
Nishanth Menon
authored and
Tero Kristo
committed
Jun 19, 2019
1 parent
e28c6d9
commit 2d87061
Showing
3 changed files
with
450 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,202 @@ | ||
| // SPDX-License-Identifier: GPL-2.0 | ||
| /* | ||
| * Device Tree Source for J721E SoC Family Main Domain peripherals | ||
| * | ||
| * Copyright (C) 2016-2019 Texas Instruments Incorporated - http://www.ti.com/ | ||
| */ | ||
|
|
||
| &cbass_main { | ||
| msmc_ram: sram@70000000 { | ||
| compatible = "mmio-sram"; | ||
| reg = <0x0 0x70000000 0x0 0x800000>; | ||
| #address-cells = <1>; | ||
| #size-cells = <1>; | ||
| ranges = <0x0 0x0 0x70000000 0x800000>; | ||
|
|
||
| atf-sram@0 { | ||
| reg = <0x0 0x20000>; | ||
| }; | ||
| }; | ||
|
|
||
| gic500: interrupt-controller@1800000 { | ||
| compatible = "arm,gic-v3"; | ||
| #address-cells = <2>; | ||
| #size-cells = <2>; | ||
| ranges; | ||
| #interrupt-cells = <3>; | ||
| interrupt-controller; | ||
| reg = <0x00 0x01800000 0x00 0x10000>, /* GICD */ | ||
| <0x00 0x01900000 0x00 0x100000>; /* GICR */ | ||
|
|
||
| /* vcpumntirq: virtual CPU interface maintenance interrupt */ | ||
| interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>; | ||
|
|
||
| gic_its: gic-its@18200000 { | ||
| compatible = "arm,gic-v3-its"; | ||
| reg = <0x00 0x01820000 0x00 0x10000>; | ||
| socionext,synquacer-pre-its = <0x1000000 0x400000>; | ||
| msi-controller; | ||
| #msi-cells = <1>; | ||
| }; | ||
| }; | ||
|
|
||
| smmu0: smmu@36600000 { | ||
| compatible = "arm,smmu-v3"; | ||
| reg = <0x0 0x36600000 0x0 0x100000>; | ||
| interrupt-parent = <&gic500>; | ||
| interrupts = <GIC_SPI 772 IRQ_TYPE_EDGE_RISING>, | ||
| <GIC_SPI 768 IRQ_TYPE_EDGE_RISING>; | ||
| interrupt-names = "eventq", "gerror"; | ||
| #iommu-cells = <1>; | ||
| }; | ||
|
|
||
| secure_proxy_main: mailbox@32c00000 { | ||
| compatible = "ti,am654-secure-proxy"; | ||
| #mbox-cells = <1>; | ||
| reg-names = "target_data", "rt", "scfg"; | ||
| reg = <0x00 0x32c00000 0x00 0x100000>, | ||
| <0x00 0x32400000 0x00 0x100000>, | ||
| <0x00 0x32800000 0x00 0x100000>; | ||
| interrupt-names = "rx_011"; | ||
| interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>; | ||
| }; | ||
|
|
||
| main_pmx0: pinmux@11c000 { | ||
| compatible = "pinctrl-single"; | ||
| /* Proxy 0 addressing */ | ||
| reg = <0x0 0x11c000 0x0 0x2b4>; | ||
| #pinctrl-cells = <1>; | ||
| pinctrl-single,register-width = <32>; | ||
| pinctrl-single,function-mask = <0xffffffff>; | ||
| }; | ||
|
|
||
| main_uart0: serial@2800000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02800000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 192 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 146>; | ||
| clocks = <&k3_clks 146 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart1: serial@2810000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02810000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 193 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 278>; | ||
| clocks = <&k3_clks 278 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart2: serial@2820000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02820000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 194 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 279>; | ||
| clocks = <&k3_clks 279 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart3: serial@2830000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02830000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 195 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 280>; | ||
| clocks = <&k3_clks 280 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart4: serial@2840000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02840000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 281>; | ||
| clocks = <&k3_clks 281 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart5: serial@2850000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02850000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 197 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 282>; | ||
| clocks = <&k3_clks 282 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart6: serial@2860000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02860000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 198 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 283>; | ||
| clocks = <&k3_clks 283 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart7: serial@2870000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02870000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 199 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 284>; | ||
| clocks = <&k3_clks 284 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart8: serial@2880000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02880000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 285>; | ||
| clocks = <&k3_clks 285 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| main_uart9: serial@2890000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x02890000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 286>; | ||
| clocks = <&k3_clks 286 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
| }; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Original file line number | Diff line number | Diff line change |
|---|---|---|
| @@ -0,0 +1,71 @@ | ||
| // SPDX-License-Identifier: GPL-2.0 | ||
| /* | ||
| * Device Tree Source for J721E SoC Family MCU/WAKEUP Domain peripherals | ||
| * | ||
| * Copyright (C) 2016-2019 Texas Instruments Incorporated - http://www.ti.com/ | ||
| */ | ||
|
|
||
| &cbass_mcu_wakeup { | ||
| dmsc: dmsc@44083000 { | ||
| compatible = "ti,k2g-sci"; | ||
| ti,host-id = <12>; | ||
|
|
||
| mbox-names = "rx", "tx"; | ||
|
|
||
| mboxes= <&secure_proxy_main 11>, | ||
| <&secure_proxy_main 13>; | ||
|
|
||
| reg-names = "debug_messages"; | ||
| reg = <0x00 0x44083000 0x0 0x1000>; | ||
|
|
||
| k3_pds: power-controller { | ||
| compatible = "ti,sci-pm-domain"; | ||
| #power-domain-cells = <1>; | ||
| }; | ||
|
|
||
| k3_clks: clocks { | ||
| compatible = "ti,k2g-sci-clk"; | ||
| #clock-cells = <2>; | ||
| }; | ||
|
|
||
| k3_reset: reset-controller { | ||
| compatible = "ti,sci-reset"; | ||
| #reset-cells = <2>; | ||
| }; | ||
| }; | ||
|
|
||
| wkup_pmx0: pinmux@4301c000 { | ||
| compatible = "pinctrl-single"; | ||
| /* Proxy 0 addressing */ | ||
| reg = <0x00 0x4301c000 0x00 0x178>; | ||
| #pinctrl-cells = <1>; | ||
| pinctrl-single,register-width = <32>; | ||
| pinctrl-single,function-mask = <0xffffffff>; | ||
| }; | ||
|
|
||
| wkup_uart0: serial@42300000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x42300000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 897 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <48000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 287>; | ||
| clocks = <&k3_clks 287 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
|
|
||
| mcu_uart0: serial@40a00000 { | ||
| compatible = "ti,j721e-uart", "ti,am654-uart"; | ||
| reg = <0x00 0x40a00000 0x00 0x100>; | ||
| reg-shift = <2>; | ||
| reg-io-width = <4>; | ||
| interrupts = <GIC_SPI 846 IRQ_TYPE_LEVEL_HIGH>; | ||
| clock-frequency = <96000000>; | ||
| current-speed = <115200>; | ||
| power-domains = <&k3_pds 149>; | ||
| clocks = <&k3_clks 149 0>; | ||
| clock-names = "fclk"; | ||
| }; | ||
| }; |
Oops, something went wrong.