-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
staging: r8188: move the steps into Hal8188EPwrSeq.c
Move the power transition steps into Hal8188EPwrSeq.c where the arrays are defined. There's no point in having defines for sequences of steps in the include file. All of these sequences are used only once (apart from the end sequence). Signed-off-by: Martin Kaiser <martin@kaiser.cx> Link: https://lore.kernel.org/r/20211219183926.4746-10-martin@kaiser.cx Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
- Loading branch information
Martin Kaiser
authored and
Greg Kroah-Hartman
committed
Dec 20, 2021
1 parent
885b7b8
commit 4f458ec
Showing
2 changed files
with
33 additions
and
58 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,29 +1,45 @@ | ||
// SPDX-License-Identifier: GPL-2.0 | ||
/* Copyright(c) 2007 - 2011 Realtek Corporation. */ | ||
|
||
#include "../include/Hal8188EPwrSeq.h" | ||
#include "../include/HalPwrSeqCmd.h" | ||
#include "../include/rtl8188e_hal.h" | ||
|
||
/* | ||
drivers should parse below arrays and do the corresponding actions | ||
*/ | ||
/* 3 Power on Array */ | ||
struct wl_pwr_cfg rtl8188E_power_on_flow[] = { | ||
RTL8188E_TRANS_CARDEMU_TO_ACT | ||
RTL8188E_TRANS_END | ||
{ 0x0006, PWR_CMD_POLLING, BIT(1), BIT(1) }, | ||
{ 0x0002, PWR_CMD_WRITE, BIT(0) | BIT(1), 0 }, /* reset BB */ | ||
{ 0x0026, PWR_CMD_WRITE, BIT(7), BIT(7) }, /* schmitt trigger */ | ||
{ 0x0005, PWR_CMD_WRITE, BIT(7), 0 }, /* disable HWPDN (control by DRV)*/ | ||
{ 0x0005, PWR_CMD_WRITE, BIT(4) | BIT(3), 0 }, /* disable WL suspend*/ | ||
{ 0x0005, PWR_CMD_WRITE, BIT(0), BIT(0) }, | ||
{ 0x0005, PWR_CMD_POLLING, BIT(0), 0 }, | ||
{ 0x0023, PWR_CMD_WRITE, BIT(4), 0 }, | ||
{ 0xFFFF, PWR_CMD_END, 0, 0 }, | ||
}; | ||
|
||
/* 3Card Disable Array */ | ||
struct wl_pwr_cfg | ||
rtl8188E_card_disable_flow[] = { | ||
RTL8188E_TRANS_ACT_TO_CARDEMU | ||
RTL8188E_TRANS_CARDEMU_TO_CARDDIS | ||
RTL8188E_TRANS_END | ||
struct wl_pwr_cfg rtl8188E_card_disable_flow[] = { | ||
{ 0x001F, PWR_CMD_WRITE, 0xFF, 0 }, /* turn off RF */ | ||
{ 0x0023, PWR_CMD_WRITE, BIT(4), BIT(4) }, /* LDO Sleep mode */ | ||
{ 0x0005, PWR_CMD_WRITE, BIT(1), BIT(1) }, /* turn off MAC by HW state machine */ | ||
{ 0x0005, PWR_CMD_POLLING, BIT(1), 0 }, | ||
{ 0x0026, PWR_CMD_WRITE, BIT(7), BIT(7) }, /* schmitt trigger */ | ||
{ 0x0005, PWR_CMD_WRITE, BIT(3) | BIT(4), BIT(3) }, /* enable WL suspend */ | ||
{ 0x0007, PWR_CMD_WRITE, 0xFF, 0 }, /* enable bandgap mbias in suspend */ | ||
{ 0x0041, PWR_CMD_WRITE, BIT(4), 0 }, /* Clear SIC_EN register */ | ||
{ 0xfe10, PWR_CMD_WRITE, BIT(4), BIT(4) }, /* Set USB suspend enable local register */ | ||
{ 0xFFFF, PWR_CMD_END, 0, 0 }, | ||
}; | ||
|
||
/* 3 Enter LPS */ | ||
/* This is used by driver for LPSRadioOff Procedure, not for FW LPS Step */ | ||
struct wl_pwr_cfg rtl8188E_enter_lps_flow[] = { | ||
/* FW behavior */ | ||
RTL8188E_TRANS_ACT_TO_LPS | ||
RTL8188E_TRANS_END | ||
{ 0x0522, PWR_CMD_WRITE, 0xFF, 0x7F },/* Tx Pause */ | ||
{ 0x05F8, PWR_CMD_POLLING, 0xFF, 0 }, /* Should be zero if no packet is transmitted */ | ||
{ 0x05F9, PWR_CMD_POLLING, 0xFF, 0 }, /* Should be zero if no packet is transmitted */ | ||
{ 0x05FA, PWR_CMD_POLLING, 0xFF, 0 }, /* Should be zero if no packet is transmitted */ | ||
{ 0x05FB, PWR_CMD_POLLING, 0xFF, 0 }, /* Should be zero if no packet is transmitted */ | ||
{ 0x0002, PWR_CMD_WRITE, BIT(0), 0 }, /* CCK and OFDM are disabled, clocks are gated */ | ||
{ 0x0002, PWR_CMD_DELAY, 0, PWRSEQ_DELAY_US }, | ||
{ 0x0100, PWR_CMD_WRITE, 0xFF, 0x3F }, /* Reset MAC TRX */ | ||
{ 0x0101, PWR_CMD_WRITE, BIT(1), 0 }, /* check if removed later */ | ||
{ 0x0553, PWR_CMD_WRITE, BIT(5), BIT(5) }, /* Respond TxOK to scheduler */ | ||
{ 0xFFFF, PWR_CMD_END, 0, 0 }, | ||
}; |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters