Skip to content

Commit

Permalink
arm64: dts: h3ulcb: enable SDHI0
Browse files Browse the repository at this point in the history
This supports SDHI0 on H3ULCB board SD card slot

Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be>
Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
  • Loading branch information
Vladimir Barinov authored and Simon Horman committed Sep 8, 2016
1 parent 0e3886a commit 5709436
Showing 1 changed file with 49 additions and 0 deletions.
49 changes: 49 additions & 0 deletions arch/arm64/boot/dts/renesas/r8a7795-h3ulcb.dts
Original file line number Diff line number Diff line change
Expand Up @@ -44,6 +44,30 @@
gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
};
};

vcc_sdhi0: regulator-vcc-sdhi0 {
compatible = "regulator-fixed";

regulator-name = "SDHI0 Vcc";
regulator-min-microvolt = <3300000>;
regulator-max-microvolt = <3300000>;

gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
enable-active-high;
};

vccq_sdhi0: regulator-vccq-sdhi0 {
compatible = "regulator-gpio";

regulator-name = "SDHI0 VccQ";
regulator-min-microvolt = <1800000>;
regulator-max-microvolt = <3300000>;

gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
gpios-states = <1>;
states = <3300000 1
1800000 0>;
};
};

&extal_clk {
Expand Down Expand Up @@ -78,6 +102,18 @@
function = "avb";
};

sdhi0_pins_3v3: sd0_3v3 {
groups = "sdhi0_data4", "sdhi0_ctrl";
function = "sdhi0";
power-source = <3300>;
};

sdhi0_pins_1v8: sd0_1v8 {
groups = "sdhi0_data4", "sdhi0_ctrl";
function = "sdhi0";
power-source = <1800>;
};

usb1_pins: usb1 {
groups = "usb1";
function = "usb1";
Expand All @@ -103,6 +139,19 @@
status = "okay";
};

&sdhi0 {
pinctrl-0 = <&sdhi0_pins_3v3>;
pinctrl-1 = <&sdhi0_pins_1v8>;
pinctrl-names = "default", "state_uhs";

vmmc-supply = <&vcc_sdhi0>;
vqmmc-supply = <&vccq_sdhi0>;
cd-gpios = <&gpio3 12 GPIO_ACTIVE_LOW>;
bus-width = <4>;
sd-uhs-sdr50;
status = "okay";
};

&wdt0 {
timeout-sec = <60>;
status = "okay";
Expand Down

0 comments on commit 5709436

Please sign in to comment.