-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
dt-bindings: dsp: fsl: Add DSP core binding support
This describes the DSP device tree node. Signed-off-by: Daniel Baluta <daniel.baluta@nxp.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Pierre-Louis Bossart <pierre-louis.bossart@linux.intel.com> Link: https://lore.kernel.org/r/20190821164730.7385-2-pierre-louis.bossart@linux.intel.com Signed-off-by: Mark Brown <broonie@kernel.org>
- Loading branch information
Daniel Baluta
authored and
Mark Brown
committed
Aug 22, 2019
1 parent
7ae7834
commit 7db2f2d
Showing
1 changed file
with
88 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,88 @@ | ||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) | ||
%YAML 1.2 | ||
--- | ||
$id: http://devicetree.org/schemas/dsp/fsl,dsp.yaml# | ||
$schema: http://devicetree.org/meta-schemas/core.yaml# | ||
|
||
title: NXP i.MX8 DSP core | ||
|
||
maintainers: | ||
- Daniel Baluta <daniel.baluta@nxp.com> | ||
|
||
description: | | ||
Some boards from i.MX8 family contain a DSP core used for | ||
advanced pre- and post- audio processing. | ||
properties: | ||
compatible: | ||
enum: | ||
- fsl,imx8qxp-dsp | ||
|
||
reg: | ||
description: Should contain register location and length | ||
|
||
clocks: | ||
items: | ||
- description: ipg clock | ||
- description: ocram clock | ||
- description: core clock | ||
|
||
clock-names: | ||
items: | ||
- const: ipg | ||
- const: ocram | ||
- const: core | ||
|
||
power-domains: | ||
description: | ||
List of phandle and PM domain specifier as documented in | ||
Documentation/devicetree/bindings/power/power_domain.txt | ||
maxItems: 4 | ||
|
||
mboxes: | ||
description: | ||
List of <&phandle type channel> - 2 channels for TXDB, 2 channels for RXDB | ||
(see mailbox/fsl,mu.txt) | ||
maxItems: 4 | ||
|
||
mbox-names: | ||
items: | ||
- const: txdb0 | ||
- const: txdb1 | ||
- const: rxdb0 | ||
- const: rxdb1 | ||
|
||
memory-region: | ||
description: | ||
phandle to a node describing reserved memory (System RAM memory) | ||
used by DSP (see bindings/reserved-memory/reserved-memory.txt) | ||
maxItems: 1 | ||
|
||
required: | ||
- compatible | ||
- reg | ||
- clocks | ||
- clock-names | ||
- power-domains | ||
- mboxes | ||
- mbox-names | ||
- memory-region | ||
|
||
examples: | ||
- | | ||
#include <dt-bindings/firmware/imx/rsrc.h> | ||
#include <dt-bindings/clock/imx8-clock.h> | ||
dsp@596e8000 { | ||
compatible = "fsl,imx8qxp-dsp"; | ||
reg = <0x596e8000 0x88000>; | ||
clocks = <&adma_lpcg IMX_ADMA_LPCG_DSP_IPG_CLK>, | ||
<&adma_lpcg IMX_ADMA_LPCG_OCRAM_IPG_CLK>, | ||
<&adma_lpcg IMX_ADMA_LPCG_DSP_CORE_CLK>; | ||
clock-names = "ipg", "ocram", "core"; | ||
power-domains = <&pd IMX_SC_R_MU_13A>, | ||
<&pd IMX_SC_R_MU_13B>, | ||
<&pd IMX_SC_R_DSP>, | ||
<&pd IMX_SC_R_DSP_RAM>; | ||
mbox-names = "txdb0", "txdb1", "rxdb0", "rxdb1"; | ||
mboxes = <&lsio_mu13 2 0>, <&lsio_mu13 2 1>, <&lsio_mu13 3 0>, <&lsio_mu13 3 1>; | ||
}; |