Skip to content

Commit

Permalink
ASoC: dt-bindings: xlnx,spdif: Convert to json-schema
Browse files Browse the repository at this point in the history
Convert the Xilinx SPDIF 2.0 device tree binding documentation to
json-schema.

Reviewed-by: Rob Herring (Arm) <robh@kernel.org>
Signed-off-by: Vincenzo Frascino <vincenzo.frascino@arm.com>
Link: https://patch.msgid.link/20250226122325.2014547-4-vincenzo.frascino@arm.com
Signed-off-by: Mark Brown <broonie@kernel.org>
  • Loading branch information
Vincenzo Frascino authored and Mark Brown committed Feb 26, 2025
1 parent 1b8b6dd commit 7ed7065
Show file tree
Hide file tree
Showing 2 changed files with 77 additions and 28 deletions.
28 changes: 0 additions & 28 deletions Documentation/devicetree/bindings/sound/xlnx,spdif.txt

This file was deleted.

77 changes: 77 additions & 0 deletions Documentation/devicetree/bindings/sound/xlnx,spdif.yaml
Original file line number Diff line number Diff line change
@@ -0,0 +1,77 @@
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/sound/xlnx,spdif.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Xilinx SPDIF IP

description:
The IP supports playback and capture of SPDIF audio.

maintainers:
- Vincenzo Frascino <vincenzo.frascino@arm.com>

allOf:
- $ref: dai-common.yaml#

properties:
compatible:
enum:
- xlnx,spdif-2.0

reg:
maxItems: 1

interrupts:
items:
- description: SPDIF audio interrupt

clock-names:
items:
- const: aud_clk_i
- const: s_axi_aclk

clocks:
minItems: 1
items:
- description: input audio clock
- description: clock for the AXI data stream

xlnx,spdif-mode:
$ref: /schemas/types.yaml#/definitions/uint32
enum:
- 0
- 1
description: |
0 - receiver
1 - transmitter
xlnx,aud_clk_i:
$ref: /schemas/types.yaml#/definitions/uint32
description:
Input audio clock frequency. It affects the sampling rate.

required:
- compatible
- reg
- interrupts
- clock-names
- clocks

additionalProperties: false

examples:
- |
spdif@80010000 {
compatible = "xlnx,spdif-2.0";
reg = <0x80010000 0x10000>;
clock-names = "aud_clk_i", "s_axi_aclk";
clocks = <&misc_clk_0>, <&clk 71>;
interrupt-parent = <&gic>;
interrupts = <0 91 4>;
xlnx,spdif-mode = <1>;
xlnx,aud_clk_i = <49152913>;
};
...

0 comments on commit 7ed7065

Please sign in to comment.