Skip to content

Commit

Permalink
dt-bindings: timer: renesas: ostm: Convert to json-schema
Browse files Browse the repository at this point in the history
Convert the Renesas OS Timer (OSTM) Device Tree binding documentation to
json-schema.

Document missing properties.

Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Rob Herring <robh@kernel.org>
  • Loading branch information
Geert Uytterhoeven authored and Rob Herring committed May 12, 2020
1 parent d0941cf commit 8f18632
Show file tree
Hide file tree
Showing 2 changed files with 59 additions and 31 deletions.
31 changes: 0 additions & 31 deletions Documentation/devicetree/bindings/timer/renesas,ostm.txt

This file was deleted.

59 changes: 59 additions & 0 deletions Documentation/devicetree/bindings/timer/renesas,ostm.yaml
Original file line number Diff line number Diff line change
@@ -0,0 +1,59 @@
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/timer/renesas,ostm.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Renesas OS Timer (OSTM)

maintainers:
- Chris Brandt <chris.brandt@renesas.com>
- Geert Uytterhoeven <geert+renesas@glider.be>

description:
The OSTM is a multi-channel 32-bit timer/counter with fixed clock source that
can operate in either interval count down timer or free-running compare match
mode.

Channels are independent from each other.

properties:
compatible:
items:
- enum:
- renesas,r7s72100-ostm # RZ/A1H
- renesas,r7s9210-ostm # RZ/A2M
- const: renesas,ostm # Generic

reg:
maxItems: 1

interrupts:
maxItems: 1

clocks:
maxItems: 1

power-domains:
maxItems: 1

required:
- compatible
- reg
- interrupts
- clocks
- power-domains

additionalProperties: false

examples:
- |
#include <dt-bindings/clock/r7s72100-clock.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
ostm0: timer@fcfec000 {
compatible = "renesas,r7s72100-ostm", "renesas,ostm";
reg = <0xfcfec000 0x30>;
interrupts = <GIC_SPI 102 IRQ_TYPE_EDGE_RISING>;
clocks = <&mstp5_clks R7S72100_CLK_OSTM0>;
power-domains = <&cpg_clocks>;
};

0 comments on commit 8f18632

Please sign in to comment.