-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
ASoC: da7213: Add bindings documentation for codec driver
Signed-off-by: Adam Thomson <Adam.Thomson.Opensource@diasemi.com> Signed-off-by: Mark Brown <broonie@kernel.org>
- Loading branch information
Adam Thomson
authored and
Mark Brown
committed
Oct 7, 2015
1 parent
6e7c444
commit a97d4e9
Showing
1 changed file
with
41 additions
and
0 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,41 @@ | ||
Dialog Semiconductor DA7213 Audio Codec bindings | ||
|
||
====== | ||
|
||
Required properties: | ||
- compatible : Should be "dlg,da7213" | ||
- reg: Specifies the I2C slave address | ||
|
||
Optional properties: | ||
- clocks : phandle and clock specifier for codec MCLK. | ||
- clock-names : Clock name string for 'clocks' attribute, should be "mclk". | ||
|
||
- dlg,micbias1-lvl : Voltage (mV) for Mic Bias 1 | ||
[<1600>, <2200>, <2500>, <3000>] | ||
- dlg,micbias2-lvl : Voltage (mV) for Mic Bias 2 | ||
[<1600>, <2200>, <2500>, <3000>] | ||
- dlg,dmic-data-sel : DMIC channel select based on clock edge. | ||
["lrise_rfall", "lfall_rrise"] | ||
- dlg,dmic-samplephase : When to sample audio from DMIC. | ||
["on_clkedge", "between_clkedge"] | ||
- dlg,dmic-clkrate : DMIC clock frequency (MHz). | ||
[<1500000>, <3000000>] | ||
|
||
====== | ||
|
||
Example: | ||
|
||
codec_i2c: da7213@1a { | ||
compatible = "dlg,da7213"; | ||
reg = <0x1a>; | ||
|
||
clocks = <&clks 201>; | ||
clock-names = "mclk"; | ||
|
||
dlg,micbias1-lvl = <2500>; | ||
dlg,micbias2-lvl = <2500>; | ||
|
||
dlg,dmic-data-sel = "lrise_rfall"; | ||
dlg,dmic-samplephase = "between_clkedge"; | ||
dlg,dmic-clkrate = <3000000>; | ||
}; |