Skip to content

Commit

Permalink
Merge tag 'v4.13-rc7' into for-4.14/block-postmerge
Browse files Browse the repository at this point in the history
Linux 4.13-rc7

Signed-off-by: Jens Axboe <axboe@kernel.dk>
  • Loading branch information
Jens Axboe committed Aug 28, 2017
2 parents e9a823f + cc4a41f commit cd996fb
Show file tree
Hide file tree
Showing 1,034 changed files with 15,391 additions and 18,233 deletions.
8 changes: 8 additions & 0 deletions Documentation/admin-guide/pm/cpufreq.rst
Original file line number Diff line number Diff line change
Expand Up @@ -237,6 +237,14 @@ are the following:
This attribute is not present if the scaling driver in use does not
support it.

``cpuinfo_cur_freq``
Current frequency of the CPUs belonging to this policy as obtained from
the hardware (in KHz).

This is expected to be the frequency the hardware actually runs at.
If that frequency cannot be determined, this attribute should not
be present.

``cpuinfo_max_freq``
Maximum possible operating frequency the CPUs belonging to this policy
can run at (in kHz).
Expand Down
14 changes: 11 additions & 3 deletions Documentation/devicetree/bindings/ata/sata_rcar.txt
Original file line number Diff line number Diff line change
@@ -1,22 +1,30 @@
* Renesas R-Car SATA

Required properties:
- compatible : should contain one of the following:
- compatible : should contain one or more of the following:
- "renesas,sata-r8a7779" for R-Car H1
("renesas,rcar-sata" is deprecated)
- "renesas,sata-r8a7790-es1" for R-Car H2 ES1
- "renesas,sata-r8a7790" for R-Car H2 other than ES1
- "renesas,sata-r8a7791" for R-Car M2-W
- "renesas,sata-r8a7793" for R-Car M2-N
- "renesas,sata-r8a7795" for R-Car H3
- "renesas,rcar-gen2-sata" for a generic R-Car Gen2 compatible device
- "renesas,rcar-gen3-sata" for a generic R-Car Gen3 compatible device
- "renesas,rcar-sata" is deprecated

When compatible with the generic version nodes
must list the SoC-specific version corresponding
to the platform first followed by the generic
version.

- reg : address and length of the SATA registers;
- interrupts : must consist of one interrupt specifier.
- clocks : must contain a reference to the functional clock.

Example:

sata0: sata@ee300000 {
compatible = "renesas,sata-r8a7791";
compatible = "renesas,sata-r8a7791", "renesas,rcar-gen2-sata";
reg = <0 0xee300000 0 0x2000>;
interrupt-parent = <&gic>;
interrupts = <0 105 IRQ_TYPE_LEVEL_HIGH>;
Expand Down
5 changes: 5 additions & 0 deletions Documentation/devicetree/bindings/gpio/gpio-exar.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
Exportable MPIO interface of Exar UART chips

Required properties of the device:
- exar,first-pin: first exportable pins (0..15)
- ngpios: number of exportable pins (1..16)
2 changes: 1 addition & 1 deletion Documentation/devicetree/bindings/gpu/arm,mali-midgard.txt
Original file line number Diff line number Diff line change
Expand Up @@ -40,7 +40,7 @@ Optional properties:
Example for a Mali-T760:

gpu@ffa30000 {
compatible = "rockchip,rk3288-mali", "arm,mali-t760", "arm,mali-midgard";
compatible = "rockchip,rk3288-mali", "arm,mali-t760";
reg = <0xffa30000 0x10000>;
interrupts = <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>,
<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>,
Expand Down
6 changes: 6 additions & 0 deletions Documentation/fb/efifb.txt
Original file line number Diff line number Diff line change
Expand Up @@ -27,5 +27,11 @@ You have to add the following kernel parameters in your elilo.conf:
Macbook Pro 17", iMac 20" :
video=efifb:i20

Accepted options:

nowc Don't map the framebuffer write combined. This can be used
to workaround side-effects and slowdowns on other CPU cores
when large amounts of console data are written.

--
Edgar Hucek <gimli@dark-green.com>
2 changes: 1 addition & 1 deletion Documentation/gpio/gpio-legacy.txt
Original file line number Diff line number Diff line change
Expand Up @@ -459,7 +459,7 @@ pin controller?

This is done by registering "ranges" of pins, which are essentially
cross-reference tables. These are described in
Documentation/pinctrl.txt
Documentation/driver-api/pinctl.rst

While the pin allocation is totally managed by the pinctrl subsystem,
gpio (under gpiolib) is still maintained by gpio drivers. It may happen
Expand Down
Loading

0 comments on commit cd996fb

Please sign in to comment.